Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

910GL Datasheet(PDF) 108 Page - Intel Corporation

No. de pieza 910GL
Descripción Electrónicos  Express Chipset
PDF  426 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  INTEL [Intel Corporation]
Página de inicio  http://www.intel.com
Logo INTEL - Intel Corporation

910GL Datasheet(HTML) 108 Page - Intel Corporation

Back Button 910GL Datasheet HTML 104Page - Intel Corporation 910GL Datasheet HTML 105Page - Intel Corporation 910GL Datasheet HTML 106Page - Intel Corporation 910GL Datasheet HTML 107Page - Intel Corporation 910GL Datasheet HTML 108Page - Intel Corporation 910GL Datasheet HTML 109Page - Intel Corporation 910GL Datasheet HTML 110Page - Intel Corporation 910GL Datasheet HTML 111Page - Intel Corporation 910GL Datasheet HTML 112Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 426 page
background image
MCHBAR Registers
R
108
Datasheet
5.1.21
PMCFG—Power Management Configuration
MMIO Range:
MCHBAR
Address Offset:
F10h
Default Value:
00000000h
Access:
R/W
Size:
32 bits
Bit
Access &
Default
Description
31:5
Reserved
4
R/W
0b
Enhanced Power Management Features Enable
0 = Legacy power management mode
1 = Reserved.
3:0
Reserved
5.1.22
PMSTS—Power Management Status
MMIO Range:
MCHBAR
Address Offset:
F14h
Default Value:
00000000h
Access:
R/W
Size:
32 bits
This register is Reset by PWROK only.
Bit
Access &
Default
Description
31:2
Reserved
1
R/WC/S
0b
Channel B in self-refresh. This bit is set by power management hardware after
Channel B is placed in self refresh as a result of a Power State or a Reset Warn
sequence. It is cleared by power management hardware before starting Channel
B self refresh exit sequence initiated by a power management exit. It is cleared
by BIOS in a warm reset (Reset# asserted while pwrok is asserted) exit
sequence.
0 = Channel B not guaranteed to be in self-refresh.
1 = Channel B in Self-Refresh.
0
R/WC/S
0b
Channel A in Self-refresh. Set by power management hardware after Channel
A is placed in self refresh as a result of a Power State or a Reset Warn
sequence. It is cleared by power management hardware before starting Channel
A self refresh exit sequence initiated by a power management exit. It is cleared
by the BIOS in a warm reset (Reset# asserted while PWOK is asserted) exit
sequence.
0 = Channel A not guaranteed to be in self-refresh.
1 = Channel A in Self-Refresh.
§



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com