SA9101 datasheet(25/40 Pages) SAMES

25 / 40 page

SA9101

sames

25/40

ADR 8

Receive Control 0

Bit

Description

Name

CR8B[0-2]

0-2

Set value which is loaded into the receive bit counter when the

synchronization pulse is active

CR8B3

Receive Data Input Sense

Bit at “0” :

Dual rail inputs are active low; optical input is

active high

Bit at “1” :

Dual rail inputs are active high; optical output

is active low

CR8B4

Not used

CR8B5

Not used

CR8B6

Receive Parity Type

0 : Even

1 : Odd

CR8B7

Enable CRC Error Counter Extension

Bit at “0” : 8 bit counter

Bit at “1” : 10 bit counter

Note: Receive Data Input Sense is only required for SR6B6 function. HDB3 is

insensitive to polarity.

ADR 9

Receive Control 1

Bit

Description

Name

CR9B[0-5]

0-5

Set value for timeslot which is loaded into the receive counter

when the synchronization pulse is active

CR9B[6-7]

6-7

Not used (fixed to “1”)

ADR A

Transmit Signalling Stack (2 byte FIFO)

Bit

Description

Name

CRAB[0-7]

0-7

Data for timeslot 16

Previous byte will be repeated, if not updated after request.

SA9101 Datasheet(PDF) 25 Page - Sames

SA9101 Datasheet(HTML) 25 Page - Sames

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Datasheet Descarga

Enlace URL