ADS58C48IPFPR datasheet(40/70 Pages) TI

40 / 70 page

1.65

1.7

1.75

1.8

1.85

1.9

1.95

83.2

83.4

83.6

83.8

84.2

84.4

84.6

84.8

66.2

66.25

66.3

66.35

66.4

66.45

66.5

66.55

66.6

66.65

66.7

SFDR

DRVDD SUPPLY (V)

SNR

Fin = 40MHz

0.1

0.4

0.7

1.3

1.6

1.9

2.2

Fin = 40MHz

Fin =150MHz

Differential Clock Amplitude (Vpp)

65.7

65.8

65.9

66.1

66.2

66.3

66.4

66.5

66.6

66.7

66.8

66.9

0.1

0.4

0.7

1.3

1.6

1.9

2.2

Fin = 40MHz

Fin =150MHz

Differential Clock Amplitude (Vpp)

ADS58C48

SLAS689 – MAY 2010

www.ti.com

TYPICAL CHARACTERISTICS (continued)

All plots are at 25°C, AVDD = 1.8 V, DRVDD = 1.8 V, maximum rated sampling frequency, sine wave input clock. 1.5 VPP

differential clock amplitude, 50% clock duty cycle, –1 dBFS differential analog input, High Perf Mode disabled, 0 dB gain,

DDR LVDS output interface, 32k point FFT (unless otherwise noted)

PERFORMANCE ACROSS DRVDD SUPPLY VOLTAGE (CMOS)

Figure 37.

SFDR

SNR

INPUT CLOCK AMPLITUDE

Figure 38.

Figure 39.

Submit Documentation Feedback

Product Folder Link(s) :ADS58C48

ADS58C48IPFPR Datasheet(PDF) 40 Page - Texas Instruments

ADS58C48IPFPR Datasheet(HTML) 40 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

Datasheet Descarga

Enlace URL