MPC8308VMADDA datasheet(77/88 Pages) FREESCALE

77 / 88 page

MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 1

Freescale Semiconductor

Clocking

Table 55 provides the operating frequencies for the device under recommended operating conditions

(Table 2).

21.2

System PLL Configuration

The system PLL is controlled by the RCWL[SPMF] parameter. Table 56 shows the multiplication factor

encodings for the system PLL.

As described in Section 21, “Clocking,” the LBCM, DDRCM, and SPMF parameters in the reset

configuration word low select the ratio between the primary clock input (SYS_CLK_IN) and the internal

Table 55. Operating Frequencies for MPC8308

Characteristic1

Maximum Operating Frequency

Unit

e300 core frequency (

core_clk)

400

MHz

Coherent system bus frequency (

csb_clk)

133

MHz

DDR2 memory bus frequency (MCK)2

133

MHz

Local bus frequency (LCLK

0)3

MHz

Notes:

1. The SYS_CLK_IN frequency, RCWL[SPMF], and RCWL[COREPLL] settings must be chosen such that the resulting

csb_clk,

MCK, LCLK0, and

core_clk frequencies do not exceed their respective maximum or minimum operating frequencies.

2. The DDR data rate is 2x the DDR memory bus frequency.

3. The local bus frequency is 1/2, 1/4, or 1/8 of the

lbc_clk frequency (depending on LCCR[CLKDIV]) which is in turn, 1x or 2x

the

csb_clk frequency (depending on RCWL[LBCM]).

Table 56. System PLL Ratio

RCWL[SPMF]

csb_clk : SYS_CLK_IN

0000

Reserved

0001

Reserved

0010

2 : 1

0011

3 : 1

0100

4 : 1

0101

5 : 1

0110–1111

Reserved

MPC8308VMADDA Datasheet(PDF) 77 Page - Freescale Semiconductor, Inc

MPC8308VMADDA Datasheet(HTML) 77 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

Datasheet Descarga

Enlace URL