Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

WM8733 Datasheet(PDF) 7 Page - Wolfson Microelectronics plc

No. de pieza WM8733
Descripción Electrónicos  102dB Stereo DAC
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8733 Datasheet(HTML) 7 Page - Wolfson Microelectronics plc

Back Button WM8733 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 10Page - Wolfson Microelectronics plc WM8733 Datasheet HTML 11Page - Wolfson Microelectronics plc  
Zoom Inzoom in Zoom Outzoom out
 7 / 11 page
background image
Product Preview
WM8733
WOLFSON MICROELECTRONICS LTD
PP Rev 1.3 July 2000
7
SERIAL DATA INTERFACE
WM8733 has serial interface formats that are fully compatible with both normal (MSB first, right-
justified) and I
2S interfaces. The data format is selected with the FORMAT pin. When FORMAT is
LOW, normal data format is selected. When the format is HIGH, I
2S format is selected.
If the application demands 16-bit or 20-bit data, then I
2S format may be used. Two LSBs will be lost
in 20-bit mode. Normal mode will support 18-bit data applications or 16-bit packed mode applications
(automatically detected).
Note: In 16-bit “packed” mode operation (exactly 32 BLCKS per LRCIN period) the data word must
align exactly with LRCIN clock edges (effectively both left and right justified at the same time).
FORMAT
DESCRIPTION
0
1
Normal format (MSB-first, right justified)
I
2S format (Philips serial data protocol)
Table 3 Serial Interface Formats
MSB
MSB
LSB
LSB
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
AUDIO DATA WORD = 18-BIT
1/fs
1
2
3
161718
1
2
3
16 17 18
Figure 1 ‘Normal’ Data Input Timing
MSB
MSB
LSB
LSB
LEFT CHANNEL
RIGHT CHANNEL
LRCIN
BCKIN
DIN
AUDIO DATA WORD = 18-BIT
1/fs
12
3
16 17 18
12
3
16 17 18
Figure 2 I
2S Data Input Timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com