Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

WM2627 Datasheet(PDF) 6 Page - Wolfson Microelectronics plc

No. de pieza WM2627
Descripción Electrónicos  Quad 8-Bit Serial Input Voltage Output DAC
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM2627 Datasheet(HTML) 6 Page - Wolfson Microelectronics plc

Back Button WM2627 Datasheet HTML 2Page - Wolfson Microelectronics plc WM2627 Datasheet HTML 3Page - Wolfson Microelectronics plc WM2627 Datasheet HTML 4Page - Wolfson Microelectronics plc WM2627 Datasheet HTML 5Page - Wolfson Microelectronics plc WM2627 Datasheet HTML 6Page - Wolfson Microelectronics plc WM2627 Datasheet HTML 7Page - Wolfson Microelectronics plc WM2627 Datasheet HTML 8Page - Wolfson Microelectronics plc WM2627 Datasheet HTML 9Page - Wolfson Microelectronics plc WM2627 Datasheet HTML 10Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
WM2627
Production Data
WOLFSON MICROELECTRONICS LTD
PD Rev 1.0 April 2001
6
SERIAL INTERFACE
NCS
FS
SCLK
DIN
1234
5 15
16
D0
D1
D12
D13
D14
D15
t
WL
t
WH
t
SUD
t
HD
t
SUCSFS
t
SUC16CS
t
WHFS
t
SUFSCLK
t
SUC16FS
Figure 1 Timing Diagram
Test Conditions:
RL = 10k
Ω, CL = 100pF. AVDD = DVDD = 5V ± 10%, VREF = 2.048V and AVDD = DVDD = 3V ± 10%, VREF = 1.024V over
recommended operating free-air temperature range (unless noted otherwise)
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
tSUCSFS
Setup time NCS low before negative FS edge.
10
ns
tSUFSCLK
Setup time FS low before first negative SCLK edge.
8ns
tSUC16FS
Setup time, sixteenth negative SCLK edge after FS
low on which D0 is sampled before rising edge of FS.
10
ns
tSUC16CS
Setup time, sixteenth positive SCLK edge (first
positive after D0 sampled) before NCS rising edge.
If FS is used instead of the sixteenth positive edge to
update the DAC, then the setup time is between the
FS rising edge and the NCS rising edge.
10
ns
tWHCLK
Pulse duration, SCLK high.
25
ns
tWLCLK
Pulse duration, SCLK low.
25
ns
tSUDCLK
Setup time, data ready before SCLK falling edge.
8ns
tHDCLK
Hold time, data held valid after SCLK falling edge.
5ns
tWHFS
Pulse duration, FS high.
20
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com