 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TLE2161ACD Datasheet(PDF) 13 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TLE2161ACD Datasheet(HTML) 13 Page - Texas Instruments |
|
|
13 / 29 page  TLE2161, TLE2161A, TLE2161B EXCALIBUR JFET-INPUT HIGH-OUTPUT-DRIVE µPOWER OPERATIONAL AMPLIFIERS SLOS049D – NOVEMBER 1989 – REVISED MAY 1996 13 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 electrical characteristics at specified free-air temperature, VCC ± = ± 5 V (unless otherwise noted continued) PARAMETER TEST CONDITIONS TA† TLE2161M TLE2161AM TLE2161BM UNIT MIN TYP MAX ri Input resistance 25 °C 1012 Ω ci Input capacitance 25 °C 4 pF zo Open-loop output impedance IO = 0 25 °C 280 Ω CMRR Common mode rejection ratio VIC =VICRmin RS =50 Ω 25 °C 65 82 dB CMRR Common-mode rejection ratio VIC = VICRmin, RS = 50 Ω Full range 60 dB kSVR Supply voltage rejection ratio ( ∆VCC±/∆VIO) VCC ± = ±5 V to ±15 V, 25 °C 75 93 dB kSVR Supply-voltage rejection ratio ( ∆VCC±/∆VIO) CC ± , RS = 50 Ω Full range 65 dB ICC Supply current 25 °C 280 325 µA ICC Supply current VO =0 No load Full range 350 µA ∆ICC Supply-current change over operating temperature range VO = 0, No load Full range 39 µA † Full range is – 55 °C to 125°C. operating characteristics, VCC ± = ± 5 V, TA = 25°C PARAMETER TEST CONDITIONS TLE2161M TLE2161AM TLE2161BM UNIT MIN TYP MAX SR Slew rate (see Figure 1) AVD = 5, RL = 10 kΩ, CL = 100 pF 10 V/ µs V Equivalent input noise voltage (see Figure 2) RS = 20 Ω, f = 10 Hz 59 nV/ √H Vn Equivalent input noise voltage (see Figure 2) RS = 20 Ω, f = 1 kHz 43 nV/ √Hz Vn(PP) Peak-to-peak equivalent input noise voltage f = 0.1 Hz to 10 Hz 1.1 µV In Equivalent input noise current f = 1 kHz 1 fA/ √Hz THD Total harmonic distortion AVD = 5, RL = 10 kΩ VO(PP) = 2 V, f = 10 kHz, 0.025% Gain bandwidth product (see Figure 3) f = 100 kHz, RL = 10 kΩ, CL = 100 pF 5.8 MHz Gain-bandwidth product (see Figure 3) f = 100 kHz, RL = 600 kΩ, CL = 100 pF 4.3 MHz t Settling time ε = 0.1% 5 µs ts Settling time ε = 0.01% 10 µs BOM Maximum output-swing bandwidth AVD = 5, RL = 10 kΩ 420 kHz φ Phase margin (see Figure 3) AVD = 5, RL = 10 kΩ, CL = 100 pF 70 ° φm Phase margin (see Figure 3) AVD = 5, RL = 600 Ω, CL = 100 pF 84 ° |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
