 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
CDK8307 Datasheet(PDF) 1 Page - Cadeka Microcircuits LLC. |
|
|
|||||||||||||||||||||||||||||
CDK8307 Datasheet(HTML) 1 Page - Cadeka Microcircuits LLC. |
|
|
1 / 29 page  PRELIMINARY Data Sheet ©2009 CADEKA Microcircuits LLC www.cadeka.com Amplify the Human Experience CDK8307 12/1 3-bit, 20/40/50/65MSPS, Eight Channel, Ultra Low Power ADC with LVDS F E A T U R E S n 20/40/50/65MSPS maximum sampling rate n Low Power Dissipation – 22mW/channel at 20MSPS – 34mW/channel at 40MSPS – 40mW/channel at 50MSPS – 50mW/channel at 65MSPS n 72.2dB SNR at 8MHz FIN n 0.5μs startup time from Sleep n 15μs startup time from Power Down n Internal reference circuitry requires no external components n Internal offset correction n Reduced power dissipation modes available – 32mW/channel at 50MSPS – 71.5dB SNR at 8MHz FIN n Coarse and fine gain control n 1.8V supply voltage n Serial LVDS output – 12- and 14-bit output available n Package alternatives – TQFP-80 – QFN-64 A P P L I C A T I O N S n Medical Imaging n Wireless Infrastructure n Test and Measurement n Instrumentation General Description The CDK8307 is a high performance low power octal analog-to-digital converter (ADC). The ADC employs internal reference circuitry, a serial control interface and serial LVDS output data, and is based on a proprietary structure. An integrated PLL multiplies the input sampling clock by a factor of 12 or 14, according to the LVDS output setting. The multiplied clock is used for data serialization and data output. Data and frame synchronization output clocks are supplied for data capture at the receiver. Various modes and configuration settings can be applied to the ADC through the serial control interface (SPI). Each channel can be powered down inde- pendently and data format can be selected through this interface. A full chip idle mode can be set by a single external pin. Register settings determines the exact function of this external pin. The CDK8307 is designed to easily interface with field-programmable gate arrays (FPGAs) from several vendors. The very low startup times of the CDK8307 allow significant power reduction in duty-cycled systems, by utilizing the Sleep Mode or Power Down Mode when the receive path is idle. Block Diagram Serial Control Interface LVDS LVDS D1N D1P IP1 IN1 ADC LVDS D2N D2P IP2 IN2 ADC LVDS PLL Clock Input Digital Gain Digital Gain Digital Gain D8N D8P IP8 IN8 ADC FCLKP FCLKN LCLKP LCLKN • • • • • • • • • |
Número de pieza similar - CDK8307 |
|
Descripción similar - CDK8307 |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
