Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

LTM4601 Datasheet(PDF) 19 Page - Linear Technology

No. de pieza LTM4601
Descripción Electrónicos  12A DC/DC 關Modules with PLL, Output Tracking and Margining
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  LINER [Linear Technology]
Página de inicio  http://www.linear.com
Logo LINER - Linear Technology

LTM4601 Datasheet(HTML) 19 Page - Linear Technology

Back Button LTM4601 Datasheet HTML 15Page - Linear Technology LTM4601 Datasheet HTML 16Page - Linear Technology LTM4601 Datasheet HTML 17Page - Linear Technology LTM4601 Datasheet HTML 18Page - Linear Technology LTM4601 Datasheet HTML 19Page - Linear Technology LTM4601 Datasheet HTML 20Page - Linear Technology LTM4601 Datasheet HTML 21Page - Linear Technology LTM4601 Datasheet HTML 22Page - Linear Technology LTM4601 Datasheet HTML 23Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 28 page
background image
LTM4601/LTM4601-1
19
4601f
APPLICATIO S I FOR ATIO
for the noted conditions. These equivalent
θJA parameters
are correlated to the measured values, and are improved
with air flow. The case temperature is maintained at 100°C
or below for the derating curves. The maximum case
temperature of 100°C is to allow for a rise of about 13°C
to 25°C inside the µModule with a thermal resistance
θJC
from junction to case between 6°C/W to 9°C/W. This will
maintain the maximum junction temperature inside the
µModule below 125°C.
Safety Considerations
The LTM4601 modules do not provide isolation from
VIN to VOUT. There is no internal fuse. If required, a
slow blow fuse with a rating twice the maximum input
current needs to be provided to protect each unit from
catastrophic failure.
Layout Checklist/Example
The high integration of LTM4601 makes the PCB board
layout very simple and easy. However, to optimize its electri-
cal and thermal performance, some layout considerations
are still necessary.
• Use large PCB copper areas for high current path, in-
cluding VIN, PGND and VOUT. It helps to minimize the
PCB conduction loss and thermal stress.
• Place high frequency ceramic input and output capaci-
tors next to the VIN, PGND and VOUT pins to minimize
high frequency noise.
• Place a dedicated power ground layer underneath the
unit. Refer frequency synchronization source to power
ground.
• To minimize the via conduction loss and reduce module
thermal stress, use multiple vias for interconnection
between top layer and other power layers.
• Do not put vias directly on pads.
• Use a separated SGND ground copper area for com-
ponents connected to signal pins. Connect the SGND
to PGND underneath the unit.
Figure 15 gives a good example of the recommended
layout.
SIGNAL
GND
VOUT
VIN
GND
COUT
CIN
CIN
COUT
4601 F15
Figure 15. Recommended Layout



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com