Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

TDA7503 Datasheet(PDF) 12 Page - STMicroelectronics

No. de pieza TDA7503
Descripción Electrónicos  DUAL DSP PLUS MICRO FOR AUDIO APPLICATIONS
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  STMICROELECTRONICS [STMicroelectronics]
Página de inicio  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7503 Datasheet(HTML) 12 Page - STMicroelectronics

Back Button TDA7503 Datasheet HTML 8Page - STMicroelectronics TDA7503 Datasheet HTML 9Page - STMicroelectronics TDA7503 Datasheet HTML 10Page - STMicroelectronics TDA7503 Datasheet HTML 11Page - STMicroelectronics TDA7503 Datasheet HTML 12Page - STMicroelectronics TDA7503 Datasheet HTML 13Page - STMicroelectronics TDA7503 Datasheet HTML 14Page - STMicroelectronics TDA7503 Datasheet HTML 15Page - STMicroelectronics TDA7503 Datasheet HTML 16Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 26 page
background image
Five Word Packet
Data Word
Frame Sync 1
Frame Sync 0
Data In
SCK
Receive
NETWORK MODE
Interrupts
Frame Sync 1
Frame Sync 0
Data In
SCK
Receive
Interrupts
NORMAL MODE
Figure 7. SSI Protocol.
The timing diagrams for the SSI Interface are
shown in Figure 7 for both Network and Normal
modes.
In Normal Mode the rising edge FSYNC starts the
internal bit counter to allow data to be clocked in
or out. When bit count is equal to the pro-
grammed word length the counter is reset and
the shift register is broadside loaded into the data
register. Additional SCK pulses are ignored after
the counter is reset. The next word is clocked in
or out starting with the next rising edge of
FSYNC.
In Network Mode the rising edge FSYNC starts
the internal bit counter to allow data to be clocked
in or out. When bit count is equal to the pro-
grammed word length the counter is reset and
the shift register is broadside loaded into the data
register. At this point the FSRSD bit is set indicat-
ing that a frame sync was received with that
word. After being reset the counter continues
counting, clocking in the next word. Only when
the next rising edge of FSYNC is detected is the
packet considered complete.
TDA7503
12/26



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com