M16CSLASH26 datasheet(55/239 Pages) RENESAS

No. de pieza	M16C/26

Descripción Electrónicos	16-BIT CMOS SINGLE-CHIP MICROCOMPUTER M16C FAMILY / M16C/20 SERIES

PDF	239 Pages

Scroll/Zoom	100%

Fabricante Electrónico	RENESAS [Renesas Technology Corp]

Página de inicio	http://www.renesas.com

Logo

55 / 239 page

Interrupts

Renesas Technology Corp.

M16C/26 Group

SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER

Under

development

Preliminary Specifications Rev. 0.9

Specifications in this manual are tentative and subject to change.

Interrupt Control

This section describes how to enable or disable maskable interrupts and how to set the priority to be

accepted. The discussion here does not apply to non-maskable interrupts.

Maskable interrupts are enabled or disabled using the interrupt enable flag (I flag), the interrupt priority

level selection bit, and the processor interrupt priority level (IPL). Whether an interrupt request is present

or absent is indicated by the interrupt request bit. The interrupt request bit and the interrupt priority level

selection bit are located in the interrupt control register of each interrupt. Also, the interrupt enable flag (I

flag) and the IPL are located in the flag register (FLG).

Figure 1.9.3 shows the configuration and memory map of the interrupt control registers.

M16C/26 Datasheet(PDF) 55 Page - Renesas Technology Corp