HD64F2149YV datasheet(567/1075 Pages) RENESAS

No. de pieza	HD64F2149YV

Descripción Electrónicos	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

Fabricante Electrónico	RENESAS [Renesas Technology Corp]

Página de inicio	http://www.renesas.com

Logo

567 / 1075 page

Section 16 I

2C Bus Interface

Rev. 3.00 Jan 18, 2006 page 539 of 1044

REJ09B0280-0300

Start

End

Initialize

Read BBSY in ICCR

Read IRIC in ICCR

Read ACKB in ICSR

Write transmit data in ICDR

Clear IRIC in ICCR

Read ACKB in ICSR

Clear IRIC in ICCR

Read IRIC in ICCR

Write transmit data in ICDR

Master receive mode

Set MST = 1 and

TRS = 1 in ICCR

Write BBSY = 0

and SCP = 0 in ICCR

Write BBSY = 1 and

SCP = 0 in ICCR

BBSY = 0 ?

IRIC = 1 ?

ACKB = 0 ?

Yes

IRIC = 1 ?

Yes

Transmit mode ?

IRIC = 1 ?

End of transmission ?

or ACKB = 1 ?

Yes

[2]

Test the status of the SCL and SDA lines.

[3]

Select master transmit mode.

[4]

Start condition issuance

[6]

Set transmit data for the first byte

(slave address + R/

W).

(After writing ICDR, clear IRIC

immediately)

[1]

Initialize

[8]

Test the acknowledge bit,

transferred from slave device.

[5]

Wait for a start condition

[7]

Wait for 1 byte to be transmitted.

[10] Wait for 1 byte to be transmitted.

[11] Test for end of transfer

[12] Stop condition issuance

[9]

Set transmit data for the second and

subsequent bytes.

(After writing ICDR, clear IRIC immediately.)

Figure 16.14 Flowchart for Master Transmit Mode (Example)

HD64F2149YV Datasheet(PDF) 567 Page - Renesas Technology Corp

HD64F2149YV Datasheet(HTML) 567 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL