HD64F2149YV datasheet(420/1075 Pages) RENESAS

No. de pieza	HD64F2149YV

Descripción Electrónicos	Renesas 16-Bit Single-Chip Microcomputer H8S Family/H8S/2100 Series

PDF	1075 Pages

Scroll/Zoom	100%

Fabricante Electrónico	RENESAS [Renesas Technology Corp]

Página de inicio	http://www.renesas.com

Logo

420 / 1075 page

Section 13 Timer Connection

Rev. 3.00 Jan 18, 2006 page 392 of 1044

REJ09B0280-0300

Bit 7—VSYNCI Edge (VEDG): Detects a rising edge on the VSYNCI pin.

Bit 7

VEDG

Description

[Clearing condition]

When 0 is written in VEDG after reading VEDG = 1

(Initial value)

[Setting condition]

When a rising edge is detected on the VSYNCI pin

Bit 6—HSYNCI Edge (HEDG): Detects a rising edge on the HSYNCI pin.

Bit 6

HEDG

Description

[Clearing condition]

When 0 is written in HEDG after reading HEDG = 1

(Initial value)

[Setting condition]

When a rising edge is detected on the HSYNCI pin

Bit 5—CSYNCI Edge (CEDG): Detects a rising edge on the CSYNCI pin.

Bit 5

CEDG

Description

[Clearing condition]

When 0 is written in CEDG after reading CEDG = 1

(Initial value)

[Setting condition]

When a rising edge is detected on the CSYNCI pin

Bit 4—HFBACKI Edge (HFEDG): Detects a rising edge on the HFBACKI pin.

Bit 4

HFEDG

Description

[Clearing condition]

When 0 is written in HFEDG after reading HFEDG = 1

(Initial value)

[Setting condition]

When a rising edge is detected on the HFBACKI pin

HD64F2149YV Datasheet(PDF) 420 Page - Renesas Technology Corp