HD6432351 datasheet(217/1025 Pages) RENESAS

No. de pieza	HD6432351

Descripción Electrónicos	16-Bit Single-Chip Microcomputer

PDF	1025 Pages

Scroll/Zoom	100%

Fabricante Electrónico	RENESAS [Renesas Technology Corp]

Página de inicio	http://www.renesas.com

Logo

217 / 1025 page

Section 6 Bus Controller

Rev. 3.00 Sep 15, 2006 page 183 of 988

REJ09B0330-0300

(3) Relationship between Chip Select (

CS) Signal and Read (RD

RD) Signal

Depending on the system’s load conditions, the

RD signal may lag behind the CS signal. An

example is shown in figure 6.33.

In this case, with the setting for no idle cycle insertion (a), there may be a period of overlap

between the bus cycle A

RD signal and the bus cycle B CS signal.

Setting idle cycle insertion, as in (b), however, will prevent any overlap between the

RD and CS

signals.

In the initial state after reset release, idle cycle insertion (b) is set.

Address bus

Bus cycle A

Bus cycle B

Possibility of overlap between

CS (area B) and RD

Address bus

Bus cycle A

Bus cycle B

CS (area A)

CS (area B)

CS (area A)

CS (area B)

(a) Idle cycle not inserted

(ICIS1 = 0)

(b) Idle cycle inserted

(Initial value ICIS1 = 1)

Figure 6.33 Relationship between Chip Select (

CS) and Read (RD

RD)

HD6432351 Datasheet(PDF) 217 Page - Renesas Technology Corp