Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

H8S2245 Datasheet(PDF) 167 Page - Renesas Technology Corp

No. de pieza H8S2245
Descripción Electrónicos  Renesas 16-Bit Single-Chip Microcomputer H8S Family / H8S/2200 Series
PDF  818 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  RENESAS [Renesas Technology Corp]
Página de inicio  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8S2245 Datasheet(HTML) 167 Page - Renesas Technology Corp

Back Button H8S2245 Datasheet HTML 163Page - Renesas Technology Corp H8S2245 Datasheet HTML 164Page - Renesas Technology Corp H8S2245 Datasheet HTML 165Page - Renesas Technology Corp H8S2245 Datasheet HTML 166Page - Renesas Technology Corp H8S2245 Datasheet HTML 167Page - Renesas Technology Corp H8S2245 Datasheet HTML 168Page - Renesas Technology Corp H8S2245 Datasheet HTML 169Page - Renesas Technology Corp H8S2245 Datasheet HTML 170Page - Renesas Technology Corp H8S2245 Datasheet HTML 171Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 167 / 818 page
background image
Section 5 Interrupt Controller
Rev.3.00 Mar. 26, 2007 Page 125 of 772
REJ09B0355-0300
5.4.5
Interrupt Response Times
The H8S/2245 Group is capable of fast word transfer instruction to on-chip memory, and the
program area is provided in on-chip ROM and the stack area in on-chip RAM, enabling high-
speed processing.
Table 5.8 shows interrupt response times - the interval between generation of an interrupt request
and execution of the first instruction in the interrupt handling routine. The execution status
symbols used in table 5.8 are explained in table 5.9.
Table 5.8
Interrupt Response Times
Normal Mode
Advanced Mode
No.
Execution Status
INTM1 = 0
INTM1 = 0
1
Interrupt priority determination*
1
33
2
Number of wait states until executing
instruction ends*
2
1 to 19+2·S
I
1 to 19+2·S
I
3
PC, CCR stack save
2·S
K
2·S
K
4
Vector fetch
S
I
2·S
I
5
Instruction fetch*
3
2·S
I
2·S
I
6
Internal processing*
4
22
Total (using on-chip memory)
11 to 31
12 to 32
Notes: 1. Two states in case of internal interrupt.
2. Refers to MULXS and DIVXS instructions.
3. Prefetch after interrupt acceptance and interrupt handling routine prefetch.
4. Internal processing after interrupt acceptance and internal processing after vector fetch.
Table 5.9
Number of States in Interrupt Handling Routine Execution Statuses
Object of Access
External Device
8 Bit Bus
16 Bit Bus
Symbol
Internal
Memory
2-State
Access
3-State
Access
2-State
Access
3-State
Access
Instruction fetch
S
I
1
4
6+2m
2
3+m
Branch address read
S
J
Stack manipulation
S
K
Legend:
m: Number of wait states in an external device access.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com