M32CSLASH8B datasheet(326/406 Pages) RENESAS

326 / 406 page

Under development

M32C/8B Group

23. Flash Memory

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 309 of 385

Figure 23.7

Setting Procedure for EW0 Mode

End

MCD register

Set the CPU clock frequency to 10 MHz or lower

in CPU rewrite mode

PM1 register: PM12 bit = 1

Internal memory wait state inserted

Transfer the rewrite control program to an area

other than the flash memory

Jump to the rewrite control program transferred

to an area other than the flash memory

FMR0 register: FMR05 bit = 1

User ROM area accessed

FMR0 register: FMR01 bit = 0

FMR0 register: FMR01 bit = 1

CPU rewrite mode enabled

- To set the FMR01 bit to 1, write a 1 to the FMR01 bit

immediately after writing a 0.

Write the value to the FMR0 register in 8-bit units.

Do not generate an interrupt or a DMA or DMACII transfer

between these two settings.

- Set it while "H" is applied to the NMI pin.

Execute the read array command

FMR0 register: FMR01 bit = 0

CPU rewrite mode disabled

- To change the FMR01 bit from 1 to 0, enter read array mode

and then write to address 0057h in 16-bit units.

Set the eight high-order bits to 00h.

(Execute the following procedure using the rewrite control program

transferred to an area other than the flash memory )

Execute the software commands

Start

M32C/8B Datasheet(PDF) 326 Page - Renesas Technology Corp