M38040F6HKP datasheet(68/116 Pages) RENESAS

68 / 116 page

Rev.1.01

Jan 25, 2005

page 68 of 114

REJ03B0131-0101Z

3804 Group (Spec. H)

[I2C Special Mode Status Register (S3)]

001216

The I2C special mode status register (S3: address 001216) con-

sists of the flags indicating I2C operating state in the I2C special

mode, which is set by the I2C special mode control register (S3D:

address 001716).

The stop condition flag is valid in all operating modes.

•Bit 0: Slave address 0 comparison flag (AAS0)

Bit 1: Slave address 1 comparison flag (AAS1)

Bit 2: Slave address 2 comparison flag (AAS2)

These flags indicate a comparison result of address data. These

flags are valid only when the slave address control bit (MSLAD) is

“1”.

In the 7-bit addressing format of the slave reception mode, the re-

spective slave address i (i = 0, 1, 2) comparison flags

corresponding to the I2C slave address registers 0 to 2 are set to

“1” when an address data immediately after an occurrence of a

START condition agrees with the high-order 7-bit slave address

stored in the I2C slave address registers 0 to 2 (addresses 0FF716

to 0FF916).

In the 10-bit addressing format of the slave mode, the respective

slave address i (i = 0, 1, 2) comparison flags corresponding to the

I2C slave address registers are set to “1” when an address data is

compared with the 8 bits consisting of the slave address stored in

the I2C slave address registers 0 to 2 and the RWB bit, and the

first byte agrees.

These flags are initialized to “0” at reset, when the slave address

control bit (MSLAD) is “0”, or when writing data to the I2C data

shift register (S0: address 001116).

•Bit 5: SCL pin low hold 2 flag (PIN2)

When the ACK interrupt control bit (ACKICON) and the ACK clock

bit (ACK) are “1”, this flag is set to “0” in synchronization with the

falling of the data’s last SCL clock, just before the ACK clock. The

SCL pin is simultaneously held low, and the I2C interrupt request

occurs.

This flag is initialized to “1” at reset, when the ACK interrupt con-

trol bit (ACKICON) is “0”, or when writing “1” to the SCL pin low

hold 2 flag set bit (PIN2IN).

The SCL pin is held low when either the SCL pin low hold bit (PIN)

or the SCL pin low hold 2 flag (PIN2) becomes “0”. The low hold

state of the SCL pin is released when both the SCL pin low hold

bit (PIN) and the SCL pin low hold 2 flag (PIN2) are “1”.

•Bit 7: Stop condition flag (SPCF)

This flag is set to “1” when a STOP condition occurs.

This flag is initialized to “0” at reset, when the I2C-BUS interface

enable bit (ES0) is “0”, or when writing “1” to the STOP condition

flag clear bit (SPFCL).

Fig. 67 Structure of I2C special mode status register

I2C special mode status register

(S3 : address 001216)

Slave address 0 comparison flag

0 : Address disagreement

1 : Address agreement

STOP condition flag

0 : No detection

1 : Detection

AAS0

AAS1

AAS2

PIN2

SPCF

Slave address 1 comparison flag

0 : Address disagreement

1 : Address agreement

Slave address 2 comparison flag

0 : Address disagreement

1 : Address agreement

Not used

(return “0” when read)

Not used

(return “0” when read)

SCL pin low hold 2 flag

0 : SCL pin low hold

1 : SCL pin low release (Note)

Note: In order that the low hold state of the SCL pin may release, it is

necessary that the SCL pin low hold 2 flag and the SCL pin low

hold bit (PIN) are “1” simultaneously.

Not used

(return “0” when read)

M38040F6HKP Datasheet(PDF) 68 Page - Renesas Technology Corp

M38040F6HKP Datasheet(HTML) 68 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL