STPCC5HEBC datasheet(40/93 Pages) STMICROELECTRONICS

No. de pieza	STPCC5HEBC

Descripción Electrónicos	X86 Core PC Compatible Information Appliance System-on-Chip

PDF	93 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

40 / 93 page

ELECTRICAL SPECIFICATIONS

40/93

Release 1.5 - January 29, 2002

4.5.3. SDRAM INTERFACE

Figure 4-5, Table 4-10 lists the AC characteristics

of the SDRAM interface.

For correct operation, the programmable read

clock delay (RDCLK) must be activated for the

CRTC and the delay set to the minimum. This is

done by setting the Latch_CRTC_Data_In bit in

the SDRAM Controller register 0 and clear the

bits[3:0] in register 1.

The PC133 memory is recommended to reach

100MHz operation.

Figure 4-5. SDRAM Timing Diagram

MCLKI

STPC.output

STPC.input

MCLKx

Tdelay

Tsetup

Thold

Toutput (min)

Toutput (max)

Tcycle

Thigh

Tlow

Table 4-10. SDRAM Bus AC Timing

Name

Parameter

Min

Typ

Max

Unit

Tcycle

MCLKI Cycle Time

Thigh

MCLKI High Time

Tlow

MCLKI Low Time

MCLKI Rising Time

MCLKI Falling Time

Tdelay

MCLKx to MCLKI delay

-0.9

Toutput

MCLKI to Outputs Valid

5.2

MCLKI to DQM[ ] Outputs Valid

6.5

8.8

MCLKI to MD[ ] Outputs Valid

6.5

8.8

Tsetup

MD[63:0] setup to MCKLI

3.75

4.0

Thold

MD[63:0] hold from MCKLI

1.3

2.5

Note: These timing are for a load of 50pF.

STPCC5HEBC Datasheet(PDF) 40 Page - STMicroelectronics

STPCC5HEBC Datasheet(HTML) 40 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

Datasheet Descarga

Enlace URL