TAS5705PAPRG4 datasheet(28/71 Pages) TI

28 / 71 page

Left-Justified

SCLK

32Clks

LRCLK

LeftChannel

24-BitMode

20-BitMode

16-BitMode

MSB

LSB

32Clks

RightChannel

2-ChannelLeft-JustifiedStereoInput

T0034-02

MSB

LSB

SCLK

TAS5705

SLOS549 – JUNE 2008 ...................................................................................................................................................................................................... www.ti.com

Left-justified (LJ) timing uses LRCLK to define when the data being transmitted is for the left channel and when it

is for the right channel. LRCLK is high for the left channel and low for the right channel. A bit clock running at 32,

48, or 64 × fS is used to clock in the data. The first bit of data appears on the data lines at the same time LRCLK

toggles. The data is written MSB first and is valid on the rising edge of the bit clock. The DAP masks unused

trailing data-bit positions.

NOTE: All data presented in 2s-complement form with MSB first.

Figure 31. Left-Justified 64-fS Format

Submit Documentation Feedback

Product Folder Link(s): TAS5705

TAS5705PAPRG4 Datasheet(PDF) 28 Page - Texas Instruments

TAS5705PAPRG4 Datasheet(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

Datasheet Descarga

Enlace URL