14/18

ST92R195B - ELECTRICAL CHARACTERISTICS

AC ELECTRICAL CHARACTERISTICS (Cont’d)

EXTERNAL MEMORY INTERFACE TIMING TABLE

TpC is the INTCLK clock period.

SPI TIMING TABLE

(1) TpC is the OSCIN clock period; TpMC is the “Main Clock Frequency” period.

SKEW CORRECTOR TIMING TABLE

(*) The OSD jitter is measured from leading edge to leading edge of a single character row on consecutive TV lines. The value is an envelope

of 100 fields

Symbol

Parameter

Value

Unit

typ

max

DSN low level pulse width (read)

TpC*(1/2+WDS)-6

ns

DSN low level pulse width (write)

TpC*(1/2+WDS)-6

ns

DSN

↓ to data valid delay

TpC*(1/2+WDS)-16

ns

Data to DSN

↑ hold time

0

ns

DSN

↑ to address active delay

TpC/2

ns

DSN

↑ to ASN↓ delay

TpC/2 + 6

ns

R/WN setup time before ASN

↑

TpC*(1/2 + WAS) - 8

ns

DSN

↑ to R/WN and address not valid delay

TpC/2

ns

Write data valid to DSN

↓ delay (write)

0

ns

Data hold time after DSN

↑ (write)

TpC/2

ns

Address valid to data valid delay (read)

TpC*(3/2+WDS+WAS)-14

ns

Symbol

Parameter

Conditi on

Value

Unit

min

max

Input Data Set-up Time

tbd

ns

Input Data Hold Time

(1)

OSCIN/2 as internal Clock

1INTCLK

+100ns

ns

SCK to Output Data Valid

tbd

ns

Output Data Hold Time

tbd

ns

SCK Low Pulse Width

tbd

ns

SCK High Pulse Width

tbd

ns

Symbol

Parameter

Conditions

max

Value

Unit

Jitter on RGB output

36 MHz Skew corrector clock frequency

5*

ns