| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST90135 Datasheet(PDF) 138 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST90135 Datasheet(HTML) 138 Page - STMicroelectronics |
|
138 / 190 page ![]() 138/190 ST90158 - SERIAL PERIPHERAL INTERFACE (SPI) SERIAL PERIPHERAL INTERFACE (Cont’d) 9.4.8 IM-bus Interface The IM-bus features a bidirectional data line and a clock line; in addition, it requires an IDENT line to distinguish an address byte from a data byte (Fig- ure 73). Unlike the I2C-bus protocol, the IM-bus protocol sends the least significant bit first; this re- quires a software routine which reverses the bit or- der before sending, and after receiving, a data byte. Figure 72 shows the connections between an IM-bus peripheral and an ST9 SPI. The SDO and SDI pins are connected to the bidirectional data pin of the peripheral device. The SDO alter- nate function is configured as Open-Drain (exter- nal 2.5K Ω pull-up resistors are required). With this type of configuration, data is sent to the peripheral by writing the data byte to the SPIDR register. To receive data from the peripheral, the user should write FFh to the SPIDR register, in or- der to generate the shift clock pulses. As the SDO line is set to the Open-Drain configuration, the in- coming data bits that are set to “1” do not affect the SDO/SDI line status (which defaults to a high level due to the FFh value in the transmit register), while incoming bits that are set to “0” pull the input line low. In software it is necessary to initialise the ST9 SPI by setting both CPOL and CPHA to “1”. By using a general purpose I/O as the IDENT line, and forcing it to a logical “0” when writing to the SPIDR regis- ter, an address is sent (or read). Then, by setting this bit to “1” and writing to SPIDR, data is sent to the peripheral. When all the address and data pairs are sent, it is necessary to drive the IDENT line low and high to create a short pulse. This will generate the stop condition. Figure 72. ST9 and IM-bus Peripheral n Figure 73. IM bus Timing VDD SCK SDI SDO ST9 MCU IM-BUS CLOCK DATA IDENT IM-BUS SLAVE DEVICE PROTOCOL PORTX VR001427 2.5 K 2x 1 23 45 6 CLOCK LINE DATA LINE 1 2 4 3 5 6 MSB VR000172 MSB LSB LSB IDENT 9 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |