| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ST10F167 Datasheet(PDF) 50 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST10F167 Datasheet(HTML) 50 Page - STMicroelectronics |
|
50 / 69 page ![]() 50/69 ST10F167 20.5.5 External Clock Drive XTAL1 VDD =5 V ± 5%, VSS =0 V, TA = -40 to +85 °C 1) Theoretical minimum. The real minimum value depends on the duty cycle of the input clock signal. Figure 20.6 External Clock Drive XTAL1 20.5.6 Memory Cycle Variables The timing tables below use three variables which are derived from the BUSCONx registers and rep- resent the special characteristics of the pro- grammed memory cycle. The following table de- scribes, how these variables are to be computed. Table 20.4 External Clock Drive Characteristics Parameter Symbol Direct Drive 1:1 PLL 1:4 Unit min. max. min. max. Oscillator period t OSC SR 50 1) 1000 200 333 ns High time t 1 SR 25 – 6 – ns Low time t 2 SR 25 – 6 – ns Rise time t 3 SR – 10 – 10 ns Fall time t 4 SR – 10 – 10 ns t1 t3 t4 VIL t2 tOSC VIH2 Table 20.5 Memory Cycle Variable Definition Description Symbol Values ALE Extension t A TCL * <ALECTL> Memory Cycle Time Waitstates t C 2TCL * (15 - <MCTC>) Memory Tristate Time t F 2TCL * (1 - <MTTC>) 3 |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |