| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AD2437 Datasheet(PDF) 20 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD2437 Datasheet(HTML) 20 Page - Analog Devices |
|
20 / 42 page ![]() Rev. 0 | Page 20 of 42 | July 2023 AD2437 Table 7. I2S Target (A2B Main Node) DTXn Enable and Three-State Timing IOVDD = 1.8 V IOVDD = 3.3 V Unit Parameter Min Max Min Max Switching Characteristics 1 tDOENM DTXn Data Enable Delay After BCLK Drive Edge 5.0 4.0 ns tDODIM DTXn Data Disable Delay After BCLK Drive Edge 14.5 10.5 ns 1 Refer to the A2B_TXOFFSET register for three-state programming details. Figure 18. I2S Target (A2B Main Node) DTXn Enable and Three-State Timing Table 8. Pulse Density Modulation (PDM) Microphone Input Timing IOVDD = 1.8 V IOVDD = 3.3 V Parameter Min Max Min Max Unit Timing Requirements tPDMSS PDMn Input Setup Before BCLK/PDMCLK 17.5 12.0 ns tPDMHS PDMn Input Hold After BCLK/PDMCLK 0 0 ns Switching Characteristics fPDMCLK BCLK/PDMCLK Output Frequency at fSYNC = 48 kHz 3.040 3.104 3.040 3.104 MHz tPDMCLKOJ BCLK/PDMCLK Output Jitter RMS Cycle to Cycle 150 150 ps tPDMCLKW BCLK/PDMCLK Output Pulse Width 161.0 162.5 ns Figure 19. PDM Timing DRIVE EDGE DRIVE EDGE tDOENM tDODIM TRANSMIT DATA (DTXn) CHANNEL BCLK DRIVE EDGE SAMPLE EDGE tPDMHS tPDMCLKW tPDMSS RECEIVE PDMn DATA CHANNEL BCLK/PDMCLK PDMn (MIC-0) |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |