| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
RIVA128ZX Datasheet(PDF) 39 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
RIVA128ZX Datasheet(HTML) 39 Page - STMicroelectronics |
|
39 / 85 page ![]() 128-BIT 3D MULTIMEDIA ACCELERATOR RIVA128ZX 39/85 Table 11. SDRAM/SGRAM I/O timing parameters Figure 37. SDRAM/SGRAM random write cycles within a page NOTE 1 Covers either successive writes to the active row in a given bank or to the active rows in different banks. FBDQM is active (low). Figure 38. SDRAM/SGRAM write to read cycle NOTE 1 A read latency of 2 is shown for illustration Figure 39. SDRAM/SGRAM read to precharge, read latency of two NOTE 1 FBDQM is active (low) Symbol Parameter Min. Max. Unit Notes tHZ Data out high impedance time 4 10 ns tDS Write data setup time 4 ns write write write write data n data a data x data m bank, col n bank, col a bank, col x bank, col m FBCLKx Command FBA[10:0] FBD[63:0] write nop read nop nop nop bank, col n bank, col b write data n write data n read data b FBCLKx Command FBA[10:0] FBD[63:0] nop active bank(s) bank,row data n tRP read precharge nop bank, col n FBCLKx Command FBA[10:0] FBD[63:0] |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |