DIO6012

www.dioo.com

© 2023 DIOO MICROCIRCUITS CO., LTD

DIO6012• Rev. 2.0

4) The components R1 and R2, and the trace connecting to the FB pin must NOT be adjacent to the LX net on

the PCB layout to avoid the noise problem.

5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin

is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1 MΩ

resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown

mode.

Output voltage ripple test

A proper output ripple measurement should be done according to Figure 5 setup. Output voltage ripple should

be measured across the output ceramic cap near the IC.

1. Remove the ground clip and head of the probe. Wind thin wires around the ground ring of the probe. Solder

the end of the ground ring wire to the negative node of the COUT. Touch the probe tip to the positive node of the

COUT.(Refer to Figure.5).

2. Minimize the loop formed by COUT terminals, probe tip and ground ring.

3. Change the probing direction to decouple the electromagnetic noise generated from the nearby buck

inductor. (Refer to Figure.5)