MPC8309CVMADDC datasheet(70/81 Pages) NXP

No. de pieza	MPC8309CVMADDC

Descripción Electrónicos	PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications

PDF	81 Pages

Scroll/Zoom	100%

Fabricante Electrónico	NXP [NXP Semiconductors]

Página de inicio	http://www.nxp.com

Logo

70 / 81 page

MPC8309 PowerQUICC II Pro Integrated Communications Processor Family Hardware Specifications, Rev. 3

Freescale Semiconductor

Clocking

NOTE

Core VCO frequency = core frequency

 VCO divider. The VCO divider

(RCWL[COREPLL[0:1]]), must be set properly so that the core VCO

frequency is in the range of 400–800 MHz.

23.6

QUICC Engine PLL Configuration

The QUICC Engine PLL is controlled by the RCWL[CEPMF] and RCWL[CEPDF] parameters. The

following table shows the multiplication factor encodings for the QUICC Engine PLL.

The RCWL[CEVCOD] denotes the QUICC Engine PLL VCO internal frequency as shown in the

following table.

0011

3:1

 4

0011

3:1

 8

0011

3:1

 8

Table 61. QUICC Engine PLL Multiplication Factors

RCWL[CEPMF]

RCWL[CEPDF]

QUICC Engine PLL Multiplication Factor = RCWL[CEPMF]/

(1 + RCWL[CEPDF)

00000–00001

Reserved

00010

 2

00011

 3

00100

 4

00101

 5

00110

 6

00111

 7

01000

 8

01001–11111

Reserved

Table 62. QUICC Engine PLL VCO Divider

RCWL[CEVCOD]

VCO Divider

Reserved

Table 60. e300 Core PLL Configuration (continued)

RCWL[COREPLL]

core_clk : csb_clk Ratio

VCO Divider

0-1

2-5

MPC8309CVMADDC Datasheet(PDF) 70 Page - NXP Semiconductors

MPC8309CVMADDC Datasheet(HTML) 70 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

Datasheet Descarga

Enlace URL