LD39200 datasheet(8/29 Pages) STMICROELECTRONICS

No. de pieza	LD39200

Descripción Electrónicos	2 A high PSRR ultra low drop linear regulator with reverse current protection

PDF	29 Pages

Scroll/Zoom	100%

Fabricante Electrónico	STMICROELECTRONICS [STMicroelectronics]

Página de inicio	http://www.st.com

Logo

8 / 29 page

Symbol

Parameter

Test conditions

Min.

Typ.

Max.

Unit

SVR

Supply voltage rejection

VOUT = 1.8 V; VIN = VOUT + 0.5 V;

COUT = 10 µF; IOUT = 10 mA;

TJ = 25 °C; f = 1 kHz

VOUT = 1.8 V; VIN = VOUT + 0.5 V;

COUT = 10 µF; IOUT = 10 mA;

TJ = 25 °C; f = 100 kHz

VOUT = 1.8 V; VIN = VOUT + 0.5 V;

COUT = 10 µF; IOUT = 10 mA;

TJ = 25 °C; f = 500 kHz

VOUT = 1.8 V; VIN = VOUT + 0.5 V;

COUT = 10 µF; IOUT = 10 mA;

TJ = 25 °C; f = 1 MHz

Quiescent current

IOUT = 0 A

100

µA

IOUT = 0 A; -40 °C < TJ < 125 °C

300

IOUT = 2 A;

IOUT = 2 A; -40 °C < TJ < 125 °C

Shutdown current

Ven = 0, Vin = 6 V

ISC

Short-circuit current

VOUT = 0 V

3.5

IMIN

Minimum output current

VEN

Enable input logic low

1.25 V < VIN < 6.0 V

-40 °C < TJ < 125 °C

0.5

Enable input logic high

1.2

IEN

Enable pin input current

VEN = VIN; 1.25 < VIN < 6.0 V

Power Good output threshold

Rising edge

0.92*VOUT

Falling edge

0.8*VOUT

Power Good output voltage

low

Isink = 6 mA open drain output

0.4

TSHDN

Thermal shutdown

170

°C

Hysteresis

LD39200

Electrical characteristics

DS10079 - Rev 3

page 8/29

LD39200 Datasheet(PDF) 8 Page - STMicroelectronics

LD39200 Datasheet(HTML) 8 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Datasheet Descarga

Enlace URL