PIC12LF1501 datasheet(152/352 Pages) MICROCHIP

152 / 352 page

PIC16(L)F1503

DS40001607D-page 152

 2011-2015 Microchip Technology Inc.

20.1

Timer2 Operation

The clock input to the Timer2 module is the system

instruction clock (FOSC/4).

TMR2 increments from 00h on each clock edge.

A 4-bit counter/prescaler on the clock input allows direct

input, divide-by-4 and divide-by-16 prescale options.

These options are selected by the prescaler control bits,

T2CKPS<1:0> of the T2CON register. The value of

TMR2 is compared to that of the Period register, PR2, on

each clock cycle. When the two values match, the

comparator generates a match signal as the timer

output. This signal also resets the value of TMR2 to 00h

on the next cycle and drives the output counter/

postscaler (see Section 20.2 “Timer2 Interrupt”).

The TMR2 and PR2 registers are both directly readable

and writable. The TMR2 register is cleared on any

device Reset, whereas the PR2 register initializes to

FFh. Both the prescaler and postscaler counters are

cleared on the following events:

• a write to the TMR2 register

• a write to the T2CON register

• Power-on Reset (POR)

• Brown-out Reset (BOR)

•MCLR Reset

• Watchdog Timer (WDT) Reset

• Stack Overflow Reset

• Stack Underflow Reset

• RESET Instruction

20.2

Timer2 Interrupt

Timer2 can also generate an optional device interrupt.

The Timer2 output signal (T2_match) provides the input

for the 4-bit counter/postscaler. This counter generates

the TMR2 match interrupt flag which is latched in

TMR2IF of the PIR1 register. The interrupt is enabled by

setting the TMR2 Match Interrupt Enable bit, TMR2IE of

the PIE1 register.

A range of 16 postscale options (from 1:1 through 1:16

inclusive) can be selected with the postscaler control

bits, T2OUTPS<3:0>, of the T2CON register.

20.3

Timer2 Output

The output of TMR2 is T2_match. T2_match is available

to the following peripherals:

• Configurable Logic Cell (CLC)

• Master Synchronous Serial Port (MSSP)

• Numerically Controlled Oscillator (NCO)

• Pulse Width Modulator (PWM)

The T2_match signal is synchronous with the system

clock. Figure 20-3 shows two examples of the timing of

the T2_match signal relative to FOSC and prescale

value, T2CKPS<1:0>. The upper diagram illustrates 1:1

prescale timing and the lower diagram, 1:X prescale

timing.

FIGURE 20-3:

T2_MATCH TIMING

DIAGRAM

20.4

Timer2 Operation During Sleep

Timer2 cannot be operated while the processor is in

Sleep mode. The contents of the TMR2 and PR2

registers will remain unchanged while the processor is

in Sleep mode.

Note:

TMR2 is not cleared when T2CON is

written.

T2_match

FOSC/4

TMR2 = PR2

match

TMR2 =

...

PRESCALE = 1:X

(T2CKPS<

1:0>= 01,10,11)

TCY1TCY2TCYX

...

FOSC

TMR2 = PR2

match

TMR2 =

T2_match

FOSC/4

PRESCALE = 1:1

(T2CKPS<

1:0>= 00)

TCY1

Rev. 10-000021A

7/30/2013

PIC12LF1501 Datasheet(PDF) 152 Page - Microchip Technology

PIC12LF1501 Datasheet(HTML) 152 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL