Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

PCM1738E/2K Datasheet(PDF) 21 Page - Texas Instruments

No. de pieza PCM1738E/2K
Descripción Electrónicos  24-Bit, 192-kHz Sampling, Advanced Segment, Audio-Stereo Digital-to-Analog Converter
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI2 [Texas Instruments]
Página de inicio  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1738E/2K Datasheet(HTML) 21 Page - Texas Instruments

Back Button PCM1738E/2K Datasheet HTML 17Page - Texas Instruments PCM1738E/2K Datasheet HTML 18Page - Texas Instruments PCM1738E/2K Datasheet HTML 19Page - Texas Instruments PCM1738E/2K Datasheet HTML 20Page - Texas Instruments PCM1738E/2K Datasheet HTML 21Page - Texas Instruments PCM1738E/2K Datasheet HTML 22Page - Texas Instruments PCM1738E/2K Datasheet HTML 23Page - Texas Instruments PCM1738E/2K Datasheet HTML 24Page - Texas Instruments PCM1738E/2K Datasheet HTML 25Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 47 page
background image
www.ti.com
1.4V
1.4V
50%ofV
DD
CS
t
(MSH)
t
(MDH)
t
(MDS)
MC
MDI
LSB
T0013-09
t
(MOS)
MDO
1.4V
t
(MSS)
t
w(MHH)
t
w(MCL)
t
w(MCH)
t
(MCY)
MODE CONTROL REGISTERS
User-Programmable Mode Controls
Register Map
PCM1738
SBAS174C – FEBRUARY 2002 – REVISED FEBRUARY 2007
PARAMETER
MIN
MAX
UNIT
t(MCY)
MC clock cycle time
100
ns
tw(MCL)
MC low-level time
40
ns
tw(MCH)
MC high-level time
40
ns
t(MHH)
CS high-level time
80
ns
t(MSS)
CS falling edge to MC rising edge
15
ns
t(MSH)
CS hold time(1)
15
ns
t(MDH)
MDI hold time
15
ns
t(MDS)
MDI setup time
15
ns
t(MOS)
MC falling edge to MDO stable
30
ns
(1)
MC rising edge for LSB to CS rising edge
Figure 38. Control Interface Timing
The PCM1738 includes a number of user- programmable functions that are accessed via mode control registers.
The registers are programmed using the serial control interface that was previously discussed in this data sheet.
Table 3 lists the available mode control functions, along with their reset default conditions and associated
register index.
The mode control register map is shown in Table 4. Each register includes a W/R bit that indicates whether a
register read (W/R = 1) or write (W/R = 0) operation is performed.
21
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com