TMP88CS38BFG datasheet(71/218 Pages) TOSHIBA

71 / 218 page

TMP88CS38B/CM38B/CP38B

2007-09-12

88CS38B-71

2.6.3

Function

The timer/counter 2 has three operating modes: Timer, event counter and window modes.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC2DR are

compared with the contents of up counter. If a match is found, a timer/counter 2

interrupt (INTTC2) is generated, and the counter is cleared. Counting up is resumed

after the counter is cleared.

Table 2.6.1 Source Clock (Internal clock) for Timer/Counter 2 (at fc

= 16.0 MHz)

NORMAL, IDLE mode

DV1CK

= 0

DV1CK

= 1

TC2CK

Resolution

Maximum

Time Setting

Resolution

Maximum

Time Setting

000

524.3 [ms]

9.54 [h]

1.05 [s]

19.1

[h]

001

512.0 [

μs]

33.6 [s]

1.02 [ms]

1.12 [min]

010

16.0 [

μs]

1.05 [s]

32.0 [

μs]

2.09 [s]

011

0.5 [

μs]

32.8 [ms]

1.0 [

μs]

65.5

[ms]

100

Reserved

101

Reserved

Example: Sets the source clock fc/2

4 [Hz] and generates an interrupt event 25 ms (at fc

= 16 MHz, DV1CK = 1)

LDW

(TC2DR), 61A8H

;

Sets TC2DR (25 ms

÷ 24/fc = 61A8H)

SET

(EIRH).6

;

Enable INTTC2 interrupt

(TC2CR), 00001100B

;

Selects TC2 source clock

(TC2CR), 00101100B

;

Starts TC2

Figure 2.6.3 Timer Mode Timing Chart

Timer trigger

INTTC2 interrupt

Source clock

Up counter

Match detect

Counter clear

− 1

Count start

TMP88CS38BFG Datasheet(PDF) 71 Page - Toshiba Semiconductor

TMP88CS38BFG Datasheet(HTML) 71 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL