HT48RA3 datasheet(6/38 Pages) HOLTEK

6 / 38 page

HT48RA3/HT48CA3

Rev. 1.30

October 12, 2007

Functional Description

Execution Flow

The system clock for the MCU is derived from either a

crystal or an RC oscillator. The system clock is internally

divided into four non-overlapping clocks. One instruc-

tion cycle consists of four system clock cycles.

Instruction fetching and execution are pipelined in such

a way that a fetch takes an instruction cycle while de-

coding and execution takes the next instruction cycle.

However, the pipelining scheme causes each instruc-

tion to effectively execute in a cycle. If an instruction

changes the program counter, two cycles are required to

complete the instruction.

Program Counter

- PC

The program counter (PC) controls the sequence in

which the instructions stored in the program ROM are

executed and its contents specify a full range of pro-

gram memory.

After accessing a program memory word to fetch an in-

struction code, the contents of the program counter are

incremented by one. The program counter then points to

the memory word containing the next instruction code.

When executing a jump instruction, conditional skip ex-

ecution, loading register, subroutine call or return from

subroutine, initial reset, internal interrupt, external inter-

rupt or return from interrupts, the PC manipulates the

program transfer by loading the address corresponding

to each instruction.

The conditional skip is activated by instructions. Once

the condition is met, the next instruction, fetched during

the current instruction execution, is discarded and a

dummy cycle replaces it to get the proper instruction.

Otherwise proceed to the next instruction.

The lower byte of the program counter (PCL) is a read-

able and writeable register (06H). Moving data into the

PCL performs a short jump. The destination will be

within the current program ROM page.

When a control transfer takes place, an additional

dummy cycle is required.

T 1

T 2

T 3

T 4

T 1

T 2

T 3

T 4

T 1

T 2

T 3

T 4

F e t c h I N S T ( P C )

E x e c u t e I N S T ( P C - 1 )

F e t c h I N S T ( P C + 1 )

E x e c u t e I N S T ( P C )

F e t c h I N S T ( P C + 2 )

E x e c u t e I N S T ( P C + 1 )

P C

P C + 1

P C + 2

S y s t e m C l o c k

O S C 2 ( R C o n l y )

P C

Execution Flow

Mode

Program Counter

*14~*8

Initial Reset

0000000

00000000

External Interrupt

0000000

00000100

Timer/Event Counter 0 Overflow

0000000

00001000

Timer/Event Counter 1 Overflow

0000000

00001100

Skip

*14~*13, (*12~*0+2): (within current bank)

Loading PCL

*14~*8

Jump, Call Branch

BP(1~0), #12~#8

Return (RET, RETI)

S14~S8

Program Counter

Note: *14~*0: Program counter bits

S14~S0: Stack register bits

#14~#0: Instruction code bits

@7~@0: PCL bits

1 bank: 8K words

HT48RA3 Datasheet(PDF) 6 Page - Holtek Semiconductor Inc

HT48RA3 Datasheet(HTML) 6 Page - Holtek Semiconductor Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Descarga

Enlace URL