STM32G473MB datasheet(45/229 Pages) STMICROELECTRONICS

45 / 229 page

DS12712 Rev 5

45/229

STM32G473xB STM32G473xC STM32G473xE

Functional overview

The digital controller handles notably:

•

USB Type-C level detection with de-bounce, generating interrupts

•

FRS detection, generating an interrupt

•

Byte-level interface for USB Power Delivery payload, generating interrupts (DMA

compatible)

•

USB Power Delivery timing dividers (including a clock pre-scaler)

•

CRC generation/checking

•

4b5b encode/decode

•

Ordered sets (with a programmable ordered set mask at receive)

•

Frequency recovery in receiver during preamble

The interface offers low-power operation compatible with Stop mode, maintaining the

capacity to detect incoming USB Power Delivery messages and FRS signaling.

3.36

Clock recovery system (CRS)

The devices embed a special block which allows automatic trimming of the internal 48 MHz

oscillator to guarantee its optimal accuracy over the whole device operational range. This

automatic trimming is based on the external synchronization signal, which could be either

derived from USB SOF signalization, from LSE oscillator, from an external signal on

CRS_SYNC pin or generated by user software. For faster lock-in during startup it is also

possible to combine automatic trimming with manual trimming action.

3.37

Flexible static memory controller (FSMC)

The Flexible static memory controller (FSMC) includes two memory controllers:

•

The NOR/PSRAM memory controller

•

The NAND/memory controller

This memory controller is also named Flexible memory controller (FMC).

The main features of the FMC controller are the following:

•

Interface with static-memory mapped devices including:

–

Static random access memory (SRAM)

–

NOR flash memory/OneNAND flash memory

–

PSRAM (4 memory banks)

–

NAND flash memory with ECC hardware to check up to 8 Kbytes of data

–

Ferroelectric RAM (FRAM)

•

8-,16- bit data bus width

•

Independent Chip Select control for each memory bank

•

Independent configuration for each memory bank

•

Write FIFO

•

The Maximum FMC_CLK frequency for synchronous accesses is HCLK/2.

STM32G473MB Datasheet(PDF) 45 Page - STMicroelectronics

STM32G473MB Datasheet(HTML) 45 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL