PIC16F688-ESLASHST datasheet(9/174 Pages) MICROCHIP

9 / 174 page

 2004 Microchip Technology Inc.

Preliminary

DS41203B-page 7

PIC16F688

2.0

MEMORY ORGANIZATION

2.1

Program Memory Organization

The PIC16F688 has a 13-bit program counter capable

of addressing a 4k x 14 program memory space. Only

the first 4k x 14 (0000h-01FFF) for the PIC16F688 is

physically implemented. Accessing a location above

these boundaries will cause a wrap around within the

first 4k x 14 space. The Reset vector is at 0000h and

the interrupt vector is at 0004h (see Figure 2-1).

FIGURE 2-1:

PROGRAM MEMORY MAP

AND STACK FOR THE

PIC16F688

2.2

Data Memory Organization

The data memory is partitioned into multiple banks,

which contain the General Purpose Registers (GPR)

and the Special Function Registers (SFR). Bits RP0

and RP1 are bank select bits.

= 00 :

→ Bank 0

= 01:

→ Bank 1

= 10:

→ Bank 2

= 11:

→ Bank 3

Each bank extends up to 7Fh (128 bytes). The lower

locations of each bank are reserved for the Special

Function Registers. Above the Special Function

Registers

are

the

General

Purpose

Registers,

implemented as static RAM. All implemented banks

contain Special Function Registers. Some frequently

used Special Function Registers from one bank are

mirrored in another bank for code reduction and

quicker access.

2.2.1

GENERAL PURPOSE REGISTER

FILE

The register file is organized as 256 x 8 in the

PIC16F688. Each register is accessed, either directly

or indirectly, through the File Select Register (FSR)

(see Section 2.4 “Indirect Addressing, INDF and

FSR Registers”).

2.2.2

SPECIAL FUNCTION REGISTERS

The Special Function Registers are registers used by

the CPU and peripheral functions for controlling the

desired operation of the device (see Tables 2-1, 2-2,

2-3 and 2-4). These registers are static RAM.

The special registers can be classified into two sets:

core and peripheral. The Special Function Registers

associated with the “core” are described in this section.

Those related to the operation of the peripheral

features are described in the section of that peripheral

feature.

PC<12:0>

000h

0004

0005

0FFFh

0800h

1FFFh

Stack Level 1

Stack Level 8

Reset Vector

Interrupt Vector

On-chip Program

Memory

CALL

, RETURN

RETFIE

, RETLW

Stack Level 2

RP0

RP1

(Status<6:5>)

PIC16F688-E/ST Datasheet(PDF) 9 Page - Microchip Technology

PIC16F688-E/ST Datasheet(HTML) 9 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL