TDA8051 datasheet(5/24 Pages) PHILIPS

5 / 24 page

1999 Aug 20

Philips Semiconductors

Product speciﬁcation

QPSK receiver

TDA8051

FUNCTIONAL DESCRIPTION

The QPSK modulated signal is applied to the input as an

asymmetrical RF signal in the bandwidth 44 to 130 MHz.

The spectrum extension to this waveform must be limited

by a band-pass filter superseding the IC.

The RF input is either the LNA input, if the level is

−30 to 0 dBmVrms, or the DEMOD input if the level is

−20 to +10 dBmVrms. The amplified RF signal is then

mixed with two clocks in quadrature to provide the

base-band demodulated In-phase (I) and Quad-phase (Q)

signals.

The VCO operates at twice the RF carrier frequency in the

bandwidth 88 - 260 MHz (one octave), therefore the

0to90

° clocks are generated by a divider by 2.

The VCO frequency can be programmed by an integrated

PLL that tunes the external LC tank circuit.

The raw I and Q generated signals contain spurious

spikes, therefore each signal is passed through a third

order active low-pass filter (RC cell + Sallen-Key

structure), whose cut-off frequency is set by external

components. The filtered I and Q data signals are then

amplified to provide balanced buffer outputs.

The data sent to the PLL is loaded in bursts, framed by

signal EN. Programming clock edges, together with their

relevant data bits, are ignored until EN becomes active

(LOW). The internal latches are updated with the latest

programming data when EN returns to inactive (HIGH).

The last 14 bits only are retained within the programming

received while programming is enabled. An active clock

edge causing a shift of the data bits is generated when

EN goes HIGH while CLOCK is still LOW. The main divider

ratio and the reference divider ratio are provided via the

serial bus (see Table 1).

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

HANDLING

HBM ESD: The IC pins withstand 2 kV except pin 26 (1750 V).

MM ESD: The IC pins withstand 100 V except pins 2 and 31 (75 V).

THERMAL CHARACTERISTICS

SYMBOL

PARAMETER

MIN.

MAX.

UNIT

VCC

supply voltage

−0.3

6.0

V(max)

maximum voltage on all pins except pin 9 (5 V)

−0.3

VCC

tsc

maximum short circuit duration on outputs

−

Tstg

storage temperature

−40

+150

°C

Tj(max)

maximum junction temperature

−

150

°C

Tamb

operating ambient temperature

°C

VCC(tune)

tuning voltage supply

−0.3

SYMBOL

PARAMETER

CONDITIONS

VALUE

UNIT

Rth(j-a)

thermal resistance from junction to ambient

in free air

K/W

TDA8051 Datasheet(PDF) 5 Page - NXP Semiconductors

TDA8051 Datasheet(HTML) 5 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24

Datasheet Descarga

Enlace URL