Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

CS42435-DMZ Datasheet(PDF) 28 Page - Cirrus Logic

No. de pieza CS42435-DMZ
Descripción Electrónicos  108 dB, 192 kHz 4-In, 8-Out TDM CODEC
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  CIRRUS [Cirrus Logic]
Página de inicio  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS42435-DMZ Datasheet(HTML) 28 Page - Cirrus Logic

Back Button CS42435-DMZ Datasheet HTML 24Page - Cirrus Logic CS42435-DMZ Datasheet HTML 25Page - Cirrus Logic CS42435-DMZ Datasheet HTML 26Page - Cirrus Logic CS42435-DMZ Datasheet HTML 27Page - Cirrus Logic CS42435-DMZ Datasheet HTML 28Page - Cirrus Logic CS42435-DMZ Datasheet HTML 29Page - Cirrus Logic CS42435-DMZ Datasheet HTML 30Page - Cirrus Logic CS42435-DMZ Datasheet HTML 31Page - Cirrus Logic CS42435-DMZ Datasheet HTML 32Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 58 page
background image
28
DS685F1
CS42435
5.2
Analog Inputs
5.2.1
Line-Level Inputs
AINx+ and AINx- are the line-level differential analog inputs internally biased to VQ, approximately VA/2.
Figure 9 on page 28 shows the full-scale analog input levels. The CS42435 also accommodates single-
ended signals on all inputs, AIN1-AIN4. See “ADC Input Filter” on page 49 for the recommended input
filters.
5.2.1.1
Hardware Mode
AIN Volume Control and ADC Overflow status are not accessible in Hardware Mode.
5.2.1.2
Software Mode
For single-ended operation on ADC1-ADC2 (AIN1 to AIN4), the ADCx_SINGLE bit in the register “ADC
Control & DAC De-Emphasis (Address 05h)” on page 43 must be set appropriately (see Figure 20 on
page 49 for required external components).
The gain/attenuation of the signal can be adjusted for each AINx independently through the “AINX Volume
Control (Address 11h-14h)” on page 46. The ADC output data is in 2’s complement binary format. For in-
puts above positive full scale or below negative full scale, the ADC will output 7FFFFFH or 800000H, re-
spectively, and cause the ADC Overflow bit in the register “Status (Address 19h) (Read Only)” on page 47
to be set to a ‘1’.
5.2.2
High-Pass Filter and DC Offset Calibration
The high-pass filter continuously subtracts a measure of the DC offset from the output of the decimation
filter. If the high-pass filter is disabled during normal operation, the current value of the DC offset for the
DAC Auto-Mute
Enabled
-
-
Status Interrupt
N/A
-
-
Hardware Mode Feature Summary
Function
Default Configuration
Hardware Control
Note
Table 2. Hardware Configurable Settings (Continued)
Full-Scale Differential Input Level =
(AINx+) - (AINx-) = 5.6 VPP = 1.98 VRMS
AINx+
AINx-
3.9 V
2.5 V
1.1 V
5.0 V
3.9 V
2.5 V
1.1 V
VA
Figure 9. Full-Scale Input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com