Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

LTC6079IGN Datasheet(PDF) 10 Page - Linear Technology

No. de pieza LTC6079IGN
Descripción Electrónicos  Micropower Precision, Dual/Quad CMOS Rail-to-Rail Input/Output Amplifi ers
PDF  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  LINER [Linear Technology]
Página de inicio  http://www.linear.com
Logo LINER - Linear Technology

LTC6079IGN Datasheet(HTML) 10 Page - Linear Technology

Back Button LTC6079IGN Datasheet HTML 6Page - Linear Technology LTC6079IGN Datasheet HTML 7Page - Linear Technology LTC6079IGN Datasheet HTML 8Page - Linear Technology LTC6079IGN Datasheet HTML 9Page - Linear Technology LTC6079IGN Datasheet HTML 10Page - Linear Technology LTC6079IGN Datasheet HTML 11Page - Linear Technology LTC6079IGN Datasheet HTML 12Page - Linear Technology LTC6079IGN Datasheet HTML 13Page - Linear Technology LTC6079IGN Datasheet HTML 14Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 20 page
background image
LTC6078/LTC6079
10
60789fa
APPLICATIO S I FOR ATIO
PC Board Layout
Mechanical stress on a PC board and soldering-induced
stress can cause the VOS and VOS drift to shift. The DD
and DHC packages are more sensitive to stress. A simple
way to reduce the stress-related shifts is to mount the IC
near the short edge of the PC board, or in a corner. The
board edge acts as a stress boundary, or a region where
the flexure of the board is minimum. The package should
always be mounted so that the leads absorb the stress and
not the package. The package is generally aligned with the
leads paralled to the long side of the PC board.
The most effective technique to relieve the PC board stress
is to cut slots in the board around the op amp. These slots
can be cut on three sides of the IC and the leads can exit on
the fourth side. Figure 3 shows the layout of a LTC6078DD
with slots at three sides.
Figure 3. Vertical Orientation of LTC6078DD with Slots
60789 F03
LONG DIMENSION
SLOTS
Simplified Schematic of the Amplifier
R1
R2
R3
V+
V
R4
D8
D7
OUT
M8
M9
C1
C2
60789 SS
V+
V
D5
D6
OUTPUT
CONTROL
M4
M6
A1
A2
M7
M5
I1
VBIAS
M1
M2
M3
–IN
V+
V
V+
V
D3
D4
+IN
V
M11
M10
1
µA
I2
V+
V
D1
D2
SHDN
BIAS
GENERATION
NOTE: SHDN IS ONLY AVAILABLE
IN THE DFN10 PACKAGE
SCHE ATIC
SI PLIFIED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com