Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

PCF8549 Datasheet(PDF) 22 Page - NXP Semiconductors

No. de pieza PCF8549
Descripción Electrónicos  65 x 102 pixels matrix LCD driver
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  PHILIPS [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCF8549 Datasheet(HTML) 22 Page - NXP Semiconductors

Back Button PCF8549 Datasheet HTML 18Page - NXP Semiconductors PCF8549 Datasheet HTML 19Page - NXP Semiconductors PCF8549 Datasheet HTML 20Page - NXP Semiconductors PCF8549 Datasheet HTML 21Page - NXP Semiconductors PCF8549 Datasheet HTML 22Page - NXP Semiconductors PCF8549 Datasheet HTML 23Page - NXP Semiconductors PCF8549 Datasheet HTML 24Page - NXP Semiconductors PCF8549 Datasheet HTML 25Page - NXP Semiconductors PCF8549 Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 36 page
background image
1997 Nov 21
22
Philips Semiconductors
Product specification
65
× 102 pixels matrix LCD driver
PCF8549
AC CHARACTERISTICS
Table 8
VDD1 = 1.5 to 6 V; VDD2/2_HV = 2.4 to 5.0 V; VDD2 = VDD2_HV; VSS1 = VSS2 = VSS2_HV = 0 V; VLCD =7to16V;
Tamb = −40 to +85 °C; unless otherwise specified.
Note
1.
2. Duty cycle of 50 +/-5%.
3. The rise and fall times specified here refer to the driver device (i.e. not PCF8549) and are part of the general fast
I2C-bus specification. When PCF8549 asserts an acknowledge on SDA, the minimum fall time is 10ns. Cb=
capacitive load per bus line.
4. The device inputs SDA and SCL are filtered and will reject spikes on the bus lines of width < tSW(max).
5. Not tested in production
6. Only for VDD1= 2V to 6V
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
fOSC
oscillator frequency
19
32
64
kHz
fEXT
external clock frequency
(2)
10
32
64
kHz
tstart
oscillator start up time
(5)
−
450
1600
us
fFRAME
frame frequency
fEXT = 32 kHz;(1)
−
62
−
Hz
tVHRL
VDD to RES Low
(5)
1ms
tPWRES
reset low pulse width
400
−−
ns
I2C timing characteristics
fSCLK
SCL clock frequency
(6)
DC
−
400
kHz
tLOW
SCL clock low period
1.3
−−
us
tHIGH
SCL clock high period
0.6
−−
us
tSU;Data
Data set-up time
100
−−
ns
tHD;Data
Data hold time
0
−
0.9
us
tR
SCL and SDA rise time
(3)
20 + 0.1 Cb
−
300
ns
tF
SCL and SDA fall time
(3)
20 + 0.1 Cb
−
300
ns
cb
Capacitive load represented by each
bus line
−−
400
pF
tSU;STA
setup time for a repeated START con-
dition
0.6
−−
us
tHD;STA
start condition hold time
0.6
−−
us
tSU;DAT
data set-up time
100
−−
ns
tHD;DAT
data hold-time
0
−−
ns
tSU;STO
setup time for STOP condition
0.6
−−
us
tSW
tolerable spike width on bus
(4)
−−
50
ns
tBUF
BUS free time between a STOP and
START condition
1.3
−−
us
f
FRAME
f
EXT
520
-----------
=



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com