| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
WM8772SEDS/RV Datasheet(PDF) 19 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8772SEDS/RV Datasheet(HTML) 19 Page - Wolfson Microelectronics plc |
|
19 / 73 page ![]() Production Data WM8772EDS – 28 LEAD SSOP w PD Rev 4.2 October 2005 19 Test Conditions AVDD = 5V, DVDD = 3.3V, AGND = 0V, DGND = 0V, TA = +25 oC, Slave Mode, fs = 48kHz, MCLK = 256fs unless otherwise stated. PARAMETER SYMBOL TEST CONDITIONS MIN TYP MAX UNIT DOUT propagation delay from BCLK falling edge tDD 0 10 ns Table 4 Digital Audio Data Timing – Slave Mode MPU INTERFACE TIMING ML/I2S MC/IWL MD/DM t CSL t DHO t DSU t CSH t SCY t SCH t SCL t SCS LSB t CSS Figure 18 SPI Compatible Control Interface Input Timing Test Conditions AVDD = 5V, DVDD = 3.3V, AGND, DGND = 0V, TA = +25 oC, fs = 48kHz, DACMCLK and ADCMCLK = 256fs unless otherwise stated PARAMETER SYMBOL MIN TYP MAX UNIT MC/IWL rising edge to ML/I2S rising edge tSCS 60 ns MC/IWL pulse cycle time tSCY 80 ns MC/IWL pulse width low tSCL 30 ns MC/IWL pulse width high tSCH 30 ns MD/DM to MC/IWL set-up time tDSU 20 ns MC/IWL to MD/DM hold time tDHO 20 ns ML/I2S pulse width low tCSL 20 ns ML/I2S pulse width high tCSH 20 ns ML/I2S rising to MC/IWL rising tCSS 20 ns Table 5 3-Wire SPI Compatible Control Interface Input Timing Information |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |