Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

WM8720SEDS/R Datasheet(PDF) 6 Page - Wolfson Microelectronics plc

No. de pieza WM8720SEDS/R
Descripción Electrónicos  24-bit, 96kHz Stereo DAC with Volume Control
PDF  17 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  WOLFSON [Wolfson Microelectronics plc]
Página de inicio  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8720SEDS/R Datasheet(HTML) 6 Page - Wolfson Microelectronics plc

Back Button WM8720SEDS/R Datasheet HTML 2Page - Wolfson Microelectronics plc WM8720SEDS/R Datasheet HTML 3Page - Wolfson Microelectronics plc WM8720SEDS/R Datasheet HTML 4Page - Wolfson Microelectronics plc WM8720SEDS/R Datasheet HTML 5Page - Wolfson Microelectronics plc WM8720SEDS/R Datasheet HTML 6Page - Wolfson Microelectronics plc WM8720SEDS/R Datasheet HTML 7Page - Wolfson Microelectronics plc WM8720SEDS/R Datasheet HTML 8Page - Wolfson Microelectronics plc WM8720SEDS/R Datasheet HTML 9Page - Wolfson Microelectronics plc WM8720SEDS/R Datasheet HTML 10Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 17 page
background image
WM8720
Production Data
w
PD Rev 4.0 February 2005
6
BCKIN
DIN
LRCIN
t
BCH
t
BCL
t
BL
t
LB
t
BCY
t
DS
t
DH
Figure 1 Audio Data Input Timing
Test Conditions
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Audio Data Input Timing Information
BCKIN pulse cycle time
tBCY
100
ns
BCKIN pulse width high
tBCH
40
ns
BCKIN pulse width low
tBCL
40
ns
BCKIN rising edge to
LRCIN edge
tBL
20
ns
LRCIN rising edge to
BCKIN rising edge
tLB
20
ns
DIN setup time
tDS
20
ns
DIN hold time
tDH
20
ns
SCKI
t
SCKIL
t
SCKIH
t
SCKY
Figure 2 System Clock Timing Requirements
Test Conditions
AVDD, DVDD = 5V, AGND, DGND = 0V, TA = +25
oC, fs = 48kHz, SCKI = 256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
System Clock Timing Information
System clock pulse width high
tSCKIH
10
ns
System clock pulse width low
tSCKIL
10
ns
System clock cycle time
tSCKY
27
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com