AD9549 datasheet(7/78 Pages) AD

7 / 78 page

Preliminary Technical Data

AD9549

Rev. PrA | Page 7 of 78

AC SPECIFICATIONS

Unless otherwise noted: fS=1GHz. DAC RSET=10KΩ. Power supply pins within the range specified in “DC SPECIFICATIONS.”

Table 2.

Parameter

Min

Typ

Max

Unit

Test Conditions/Comments

REFERENCE INPUTS

Pins 12, 13, 15, 16

Frequency Range

.008

750

MHz

Minimum Slew Rate

V/ns

Minimum Pulse Width High

Minimum Pulse Width Low

FDBK INPUT

Pins 40, 41

Input Frequency Range

MHz

sinusoidal (without degrading phase

noise performance)

Minimum Slew Rate

V/ns

Minimum Differential Input Level

peak-to-peak (xxxdBm into 50

Ω)

SYSTEM CLOCK INPUT

Pins 27, 28

SYSCLK PLL BYPASSED

Input Frequency Range

TBD

1000

MHz

Minimum Pulse Width High

Minimum Pulse Width Low

Minimum Differential Input Level

peak-to-peak (xxxdBm into 50

Ω)

SYSCLK PLL ENABLED

VCO Frequency Range – Low Band

700

850

MHz

VCO Frequency Range – High Band

800

1000

MHz

Maximum Input Rate of PFD

100

MHz

Without Bipolar Edge Detector

Input Frequency Range

TBD

MHz

Multiplication Range

integer multiples of 2

Minimum Pulse Width High

Minimum Pulse Width Low

Minimum Differential Input Level

peak-to-peak (xxxdBm into 50

Ω)

With Bipolar Edge Detector

Input Frequency Range

TBD

MHz

Multiplication Range

132

integer multiples of 4

Input Duty Cycle

Minimum Differential Input Level

peak-to-peak (xxxdBm into 50

Ω)

CRYSTAL RESONATOR WITH SYSCLK PLL ENABLED

Crystal Resonator Frequency Range

40+

MHz

fundamental mode resonator

Maximum Crystal Motional Resistance

TBD

see text for recommendations

AD9549 Datasheet(PDF) 7 Page - Analog Devices

AD9549 Datasheet(HTML) 7 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

Datasheet Descarga

Enlace URL