| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
TLK2218ZPV Datasheet(PDF) 35 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TLK2218ZPV Datasheet(HTML) 35 Page - Texas Instruments |
|
35 / 39 page ![]() www.ti.com LVCMOS INPUT TIMING REQUIREMENTS TLK2218 SLLS734 – FEBRUARY 2007 over recommended operating conditions (unless otherwise noted) PARAMETER TEST CONDITIONS(1) MIN TYP(1) MAX UNIT tsu TDxx[9:0] setup prior to TCLKx transition high or low Timing relative to 0.5 VDDQ, 1.4 ns See Figure 15 th TDxx[9:0] hold after TCLKx transition high or low Timing relative to 0.5 VDD, 0.0 ns See Figure 15 t(Pulse)(2) ‡ TCLKx clock period divided by 2 Timing relative to 0.5 VDDQ, 3.85 5 ns See Figure 16 (1) Timings valid for VIH no less than 80% of VDDQ and VIL no higher than 20% VDDQ. (2) TCLKB is assumed to be frequency locked to REFCLK with only phase differences. Figure 15. LVCMOS Source Centered Data Input Timing Requirements 35 Submit Documentation Feedback |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |