ES9822PRO datasheet(21/126 Pages) ESS

21 / 126 page

0.3

ESS TECHNOLOGY, INC. 109 Bonaventura Drive, San Jose, CA 95134, USA Tel (408) 643-8800 WWW.ESSTECH.COM

ES9822 PRO Product Datasheet

The following list shows the various clocks of the ES9822 and the associated registers for configuration.

Analog ADC Clock

ADC clock must be maintained to be between 22.5792MHz & 24.576MHz

•

Reg 194[0] (SEL_CLK_DIV)

•

Reg 193[2:1] (SEL_SYSCLK_IN)

•

Reg 193[0] (EN_ANA_CLKIN)

IADC Clock (Digital Input ADC Clock)

Should be set to the same clock frequency as the analog ADC clock, sampling Analog ADC

•

Reg 3[2:0] (SELECT_IADC_NUM)

Set this so it matches Analog ADC clock of 22.5792 or 24.576MHz

•

Reg 1

Dependent on channels required

•

Reg 193[2:1] (SEL_SYSCLK_IN)

•

Reg 193[0] (EN_ANA_CLKIN)

ADC Decimation Path Clock

•

Reg 2[4:0] (SELECT_ADC_NUM)

•

Reg 1

Dependent on channels required

•

Reg 9[6:0] (SELECT_I2S_TDM_NUM)

•

Reg 193[2:1] (SEL_SYSCLK_IN)

•

Reg 193[0] (EN_ANA_CLKIN)

Master BCK & WS

•

Reg 8

•

Reg 7[7:5] MASTER_WS_SCALE

•

Reg 9[6:0] SELECT_I2S_TDM_NUM

•

Reg 193[2:1] (SEL_SYSCLK_IN)

•

Reg 193[0] (EN_ANA_CLKIN)

TDM Clock

•

Reg 10[0] (ENABLE_TDM_CLK)

S/PDIF Clock

•

Reg 5[2] (ENABLE_SPDIF_CLK)

ASP1 Clock

•

Reg 35[0] (ENABLE_ASP1_CLK)

•

Reg 35[5:1] (SELECT_ASP1_NUM)

•

Reg 1

Dependent on channels required

•

Reg 193[2:1] (SEL_SYSCLK_IN)

•

Reg 193[0] (EN_ANA_CLKIN)

ES9822PRO Datasheet(PDF) 21 Page - ESS Technology,Inc

ES9822PRO Datasheet(HTML) 21 Page - ESS Technology,Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Descarga

Enlace URL