MPC5200 datasheet(19/80 Pages) FREESCALE

19 / 80 page

Electrical and Thermal Characteristics

MPC5200 Data Sheet, Rev. 4

Freescale Semiconductor

Notes:

1) The frequency of IP_CLK depends on register settings in Clock Distribution Module. See the MPC5200 User Manual [1].

2) The interrupt latency descriptions in the table above are related to non competitive, non masked but enabled external

interrupt sources. Take care of interrupt prioritization which may increase the latencies.

Since all external interrupt signals are synchronized into the internal processor bus clock domain, each of

these signals has to exceed a minimum pulse width of more than one IP_CLK cycle.

NOTES:

1) The frequency of the IP_CLK depends on the register settings in Clock Distribution Module. See the MPC5200 User Manual

[1] for further information.

2) If the same interrupt occurs a second time while its interrupt service routine has not cleared the former one, the second

interrupt will not be recognized at all.

Besides synchronization, prioritization, and mapping the latency of an external interrupt to the start of its

associated interrupt service routine also depends on the following conditions: To get a minimum interrupt

service response time, it is recommended to enable the instruction cache and set up the maximum core

clock, XL bus, and IP bus frequencies (depending on board design and programming). In addition, it is

advisable to execute an interrupt handler, which has been implemented in assembly code.

Standard GPIO Interrupts

GPIO_PSC3_4

IP_CLK

normal (int)

A4.7

GPIO_PSC3_5

IP_CLK

normal (int)

A4.8

GPIO_PSC3_8

IP_CLK

normal (int)

A4.9

GPIO_USB_9

IP_CLK

normal (int)

A4.10

GPIO_ETHI_4

IP_CLK

normal (int)

A4.11

GPIO_ETHI_5

IP_CLK

normal (int)

A4.12

GPIO_ETHI_6

IP_CLK

normal (int)

A4.13

GPIO_ETHI_7

IP_CLK

normal (int)

A4.14

GPIO WakeUp Interrupts

GPIO_PSC1_4

IP_CLK

normal (int)

A4.15

GPIO_PSC2_4

IP_CLK

normal (int)

A4.16

GPIO_PSC3_9

IP_CLK

normal (int)

A4.17

GPIO_ETHI_8

IP_CLK

normal (int)

A4.18

GPIO_IRDA_0

IP_CLK

normal (int)

A4.19

DGP_IN0

IP_CLK

normal (int)

A4.20

DGP_IN1

IP_CLK

normal (int)

A4.21

Table 17. Minimum pulse width for external interrupts to be recognized

Name

Min Pulse Width

Max Pulse Width

Reference Clock

SpecID

All external interrupts (IRQs, GPIOs)

> 1 clock cycle

—

IP_CLK

A4.22

Table 16. External interrupt latencies (continued)

Interrupt Type

Pin Name

Clock Cycles

Reference Clock

Core Interrupt

SpecID

MPC5200 Datasheet(PDF) 19 Page - Freescale Semiconductor, Inc

MPC5200 Datasheet(HTML) 19 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

Datasheet Descarga

Enlace URL