| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
VL6524 Datasheet(PDF) 30 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VL6524 Datasheet(HTML) 30 Page - STMicroelectronics |
|
30 / 70 page ![]() Data synchronization methods VL6524/VS6524 30/70 8.2.2 Vertical synchronization (VSYNC) The VSYNC signal is controlled by the bVSyncSetup register. The following options are available: ● enable/disable ● select polarity ● manual or automatic In automatic mode the VSYNC signal envelops all the active video lines in the output frame regardless of the programmed image size as shown in Figure 16. Figure 16. VSYNC timing example If manual mode is selected then the line number for VSYNC rising edge and falling edge is programmable. The rising edge of VSYNC is programmed in the bVsyncRisingLineH, bVsyncRisingLineL registers, the pixel position for VSYNC rising edge is programmed in the bVsyncRisingPixelH and bVsyncRisingPixelL registers. Similarly the line count for the falling edge position is specified in the bVsyncFallingLineH and bVsyncFallingLineL registers, and the pixel count is specified in the bVsyncFallingPixelH and bVsyncFallingPixelL registers described in Table 29: Output formatter control. BLANKING BLANKING V=1 V=0 V=1 V=0 vsync ACTIVE VIDEO ACTIVE VIDEO |
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |