| Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADF4002 Datasheet(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADF4002 Datasheet(HTML) 4 Page - Analog Devices |
|
4 / 24 page ![]() ADF4002 Rev. 0 | Page 4 of 24 TIMING CHARACTERISTICS AVDD = DVDD = 3 V ± 10%, AVDD ≤ VP ≤ 5.5 V, AGND = DGND = CPGND = 0 V, RSET = 5.1 kΩ, dBm referred to 50 Ω, TA = TMAX to TMIN, unless otherwise noted.1 Table 2. Parameter Limit (B Version)2 Unit Test Conditions/Comments t1 10 ns min DATA to CLK setup time t2 10 ns min DATA to CLK hold time t3 25 ns min CLK high duration t4 25 ns min CLK low duration t5 10 ns min CLK to LE setup time t6 20 ns min LE pulse width 1 Guaranteed by design, but not production tested. 2 Operating temperature range (B version) is –40°C to +85°C. Timing Diagram CLK DB22 DB2 DATA LE t1 LE DB23 (MSB) t2 DB1 (CONTROL BIT C2) DB0 (LSB) (CONTROL BIT C1) t3 t4 t6 t5 Figure 2. Timing Diagram |
|
|
Enlace URL |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Enlace a la hoja de datos | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |