ICS843034 datasheet(20/31 Pages) RENESAS

No. de pieza	ICS843034

Descripción Electrónicos	FemtoClock® Multi-Rate 3.3V, 2.5V LVPECL Frequency Synthesizer

PDF	31 Pages

Scroll/Zoom	100%

Fabricante Electrónico	RENESAS [Renesas Technology Corp]

Página de inicio	http://www.renesas.com

Logo

20 / 31 page

December 2, 2015

843034 DATA SHEET

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for

LVPECL outputs. The two different layouts mentioned are

recommended only as guidelines.

The differential outputs are low impedance follower outputs that

generate ECL/LVPECL compatible outputs. Therefore, terminating

resistors (DC current path to ground) or current sources must be

used for functionality. These outputs are designed to drive 50



transmission lines. Matched impedance techniques should be used

to maximize operating frequency and minimize signal distortion.

Figures 5A and 5B show two different layouts which are

recommended only as guidelines. Other suitable clock layouts may

exist and it would be recommended that the board designers

simulate to guarantee compatibility across all printed circuit and clock

component process variations.

Figure 5A. 3.3V LVPECL Output Termination

Figure 5B. 3.3V LVPECL Output Termination



3.3V

125



125



o = 50

Input

3.3V

ICS843034 Datasheet(PDF) 20 Page - Renesas Technology Corp