AT25DF321A datasheet(4/51 Pages) RENESAS

No. de pieza	AT25DF321A

Descripción Electrónicos	32-Mbit 2.7V Minimum Serial Peripheral Interface Serial Flash Memory

PDF	51 Pages

Scroll/Zoom	100%

Fabricante Electrónico	RENESAS [Renesas Technology Corp]

Página de inicio	http://www.renesas.com

Logo

4 / 51 page

3686I–DFLASH–02/2019

AT25DF321A

Block Diagram

Figure 3-1. Block Diagram

Memory Array

To provide the greatest flexibility, the memory array of the AT25DF321A can be erased in four levels of granularity including

a full chip erase. In addition, the array has been divided into physical sectors of uniform size, of which each sector can be

individually protected from program and erase operations. The size of the physical sectors is optimized for both code and data

storage applications, allowing both code and data segments to reside in their own isolated regions. The Memory Architecture

Diagram illustrates the breakdown of each erase level as well as the breakdown of each physical sector.

Figure 2-1.

8-SOIC (Top View)

Figure 2-2.

8-UDFN (Top View)

SO (SOI)

GND

VCC

HOLD

SCK

SI (SIO)

FLASH

MEMORY

ARRAY

Y-GATING

SCK

SO (SOI)

SI (SIO)

Y-DECODER

X-DECODER

I/O BUFFERS

AND LATCHES

CONTROL AND

PROTECTION LOGIC

SRAM

DATA BUFFER

INTERFACE

CONTROL

AND

LOGIC

HOLD

SO (SOI)

GND

VCC

HOLD

SCK

SI (SIO)

AT25DF321A Datasheet(PDF) 4 Page - Renesas Technology Corp

AT25DF321A Datasheet(HTML) 4 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

Datasheet Descarga

Enlace URL