68HC705JB2 datasheet(47/128 Pages) NXP

No. de pieza	68HC705JB2

Descripción Electrónicos	Industry standard M68HC05 CPU core

PDF	128 Pages

Scroll/Zoom	100%

Fabricante Electrónico	NXP [NXP Semiconductors]

Página de inicio	http://www.nxp.com

Logo

47 / 128 page

August 28, 1998

GENERAL RELEASE SPECIFICATION

INPUT/OUTPUT PORTS

REV 1.1

7-1

SECTION 7

INPUT/OUTPUT PORTS

In the Normal Operating Mode, there are 11 bidirectional I/O lines arranged as

one 8-bit I/O port (Port A), and one 3-bit I/O port (Port B). Each port line can be

programed as either input or output, under software control, by the data direction

registers (DDR’s). Also, if enabled by a mask option, all Port A and Port B I/O pins

may have individual software programmable pulldown or pullup devices. PA4 to

PA7 and PB1 & PB2 pins have the additional properties of sinking higher current.

PA0 to PA3 may function as additional IRQ interrupt input sources (mask option).

PB1 and PB2 have open drain output drivers, with optional slow falling-edge

output transitions. The transition delay is 170ns (typical), with a bus rate of 3MHz

and a loading of 50pF.

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

68HC705JB2 Datasheet(PDF) 47 Page - NXP Semiconductors