Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

Preview PDF HTML

74HC166DB Datasheet(PDF) 6 Page - NXP Semiconductors

No. de pieza 74HC166DB
Descripción Electrónicos  8-bit parallel-in/serial-out shift register
PDF  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  PHILIPS [NXP Semiconductors]
Página de inicio  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74HC166DB Datasheet(HTML) 6 Page - NXP Semiconductors

Back Button 74HC166DB Datasheet HTML 2Page - NXP Semiconductors 74HC166DB Datasheet HTML 3Page - NXP Semiconductors 74HC166DB Datasheet HTML 4Page - NXP Semiconductors 74HC166DB Datasheet HTML 5Page - NXP Semiconductors 74HC166DB Datasheet HTML 6Page - NXP Semiconductors 74HC166DB Datasheet HTML 7Page - NXP Semiconductors 74HC166DB Datasheet HTML 8Page - NXP Semiconductors 74HC166DB Datasheet HTML 9Page - NXP Semiconductors 74HC166DB Datasheet HTML 10Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
December 1990
6
Philips Semiconductors
Product specification
8-bit parallel-in/serial-out shift register
74HC/HCT166
DC CHARACTERISTICS FOR 74HC
For the DC characteristics see
“74HC/HCT/HCU/HCMOS Logic Family Specifications”.
Output capability: standard
ICC category: MSI
AC CHARACTERISTICS FOR 74HC
GND = 0 V; tr =tf = 6 ns; CL = 50 pF
SYMBOL
PARAMETER
Tamb (°C)
UNIT
TEST CONDITIONS
74HC
VCC
(V)
WAVEFORMS
+25
−40 to +85 −40 to +125
min.
typ.
max.
min.
max.
min.
max.
tPHL/ tPLH
propagation delay
CP to Q7
50
18
14
150
30
26
190
38
33
225
45
38
ns
2.0
4.5
6.0
Fig.7
tPHL
propagation delay
MR to Q7
47
17
14
160
32
27
200
40
34
240
48
41
ns
2.0
4.5
6.0
Fig.8
tTHL/ tTLH
output transition time
19
7
6
75
15
13
95
19
16
110
22
19
ns
2.0
4.5
6.0
Fig.7
tW
clock pulse width
HIGH or LOW
80
16
14
17
6
5
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.7
tW
master reset pulse width
LOW
100
20
17
25
9
7
125
25
21
150
30
26
ns
2.0
4.5
6.0
Fig.8
trem
removal time
MR to CP
0
0
0
−19
−7
−6
0
0
0
0
0
0
ns
2.0
4.5
6.0
Fig.8
tsu
set-up time
Dn, CE to CP
80
16
14
14
5
4
100
20
17
120
24
20
ns
2.0
4.5
6.0
Fig.9
tsu
set-up time
PE to CP
100
20
17
33
12
10
125
25
21
150
30
26
ns
2.0
4.5
6.0
Fig.8
th
hold time
Dn, CE to CP
2
2
2
−8
−3
−2
2
2
2
2
2
2
ns
2.0
4.5
6.0
Fig.8
th
hold time
PE to CP
0
0
0
−28
−10
−8
0
0
0
0
0
0
ns
2.0
4.5
6.0
Fig.9
fmax
maximum clock pulse
frequency
6.0
30
35
19
57
68
4.8
24
28
4.0
20
24
MHz
2.0
4.5
6.0
Fig.7



Html Pages

1 2 3 4 5 6 7 8 9 10


Datasheet Descarga

Go To PDF Page


Enlace URL



¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Enlace a la hoja de datos    |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com