CPC5601D datasheet(13/14 Pages) CLARE

13 / 14 page

CPC5601

R3.0

www.clare.com

• All bits must be set in each programming sequence,

even to change just one of the outputs.

• Data is placed in least-significant bit (output 1) first.

• After setting all the bits, take the input low. In the

absence of low-to-high transitions on the input, the

internal CPC5601 clock is held high, preventing any

output changes.

• The CPC5601 does not employ a shift register load

function. As new data is shifted into the flip-flops, the

outputs (starting with b1) change throughout the

data input sequence.

3.3 Programming Example

This programming example sets the following

CPC5601 output state, suitable for a European DAA:

3.3.1 LITELINK III

3.3.2 LITELINK II

Hold the input low for 50

µS.

Set the input high for 50

µS to trigger the timer.

Set the input low for 150

µS to set output b1 to

off.

Repeat the steps as shown in the programming

waveform below to program all six outputs to the

desired pattern.

Figure 8. LITELINK III European Programming Sample Input Waveform

Figure 9. LITELINK II European Programming Sample Input Waveform

4. Regulatory Information

CPC5601 can be used to build products that comply

with the requirements of TIA/EIA/IS-968 (formerly

FCC part 68), FCC part 15B, TBR-21, EN60950,

UL1950, EN55022B, IEC950/IEC60950, CISPR22B,

EN55024, and many other standards. CPC5601 com-

plies with the requirements of UL1577. CPC5601 pro-

vides supplementary isolation. Metallic surge

requirements are met through the inclusion of a Sidac-

tor in the application circuit. Longitudinal surge protec-

tion is provided by CPC5601’s optical-across-the-

b1 (LSB)

b6 (MSB)

off

b1 (LSB)

b6 (MSB)

off

50 S/div.

setup

timer

trigger

timer

trigger

timer

trigger

timer

trigger

timer

trigger

timer

trigger

bit 1

set off

bit 2

set off

bit 3

set on

bit 4

set off

bit 5

set on

bit 6

set off

50 S/div.

setup

timer

trigger

timer

trigger

timer

trigger

timer

trigger

timer

trigger

timer

trigger

bit 1

set off

bit 2

set off

bit 3

set on

bit 4

set on

bit 5

set on

bit 6

set off

CPC5601D Datasheet(PDF) 13 Page - Clare, Inc.

CPC5601D Datasheet(HTML) 13 Page - Clare, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14

Datasheet Descarga

Enlace URL